

AD-A224 608

Final Report on the Project
for Development of New
Protocol Hardware and Software
for LSI-11 to Accommodate
AUTODIN II ADCCP-HDLC, and X.25

Appendix C

DO NOT
REMOVE

Final Report on the Project
for Development of New
Protocol Hardware and Software
for LSI-11 to Accommodate
AUTODIN II ADCCP-HDLC, and X.25

Appendix C

Sponsored by:

Defense Advanced Research Projects Agency (DOD)
Order No. 4024
Under Contract No.: MDA903-81-C-0038
Issued by Dept. of Army, Defense Supply Service
Washington, Washington, D.C. 20310

Submitted to: Defense Advanced Research Projects Agency
Information Processing Techniques Office
1400 Wilson Boulevard, Arlington, VA 22209

Submitted by: Associated Computer Consultants
720 Santa Barbara Street, Santa Barbara, CA 93101
(805)963-9431

The views and conclusions contained in this document
are those of the authors and should not be interpreted
as representing the official policies, either expressed
or implied, of the Defense Advanced Research Projects
Agency or the U.S. Government.

IF-11Q/X.25.UM.V001
September 1982

IF-11Q/X.25
USER'S MANUAL

A-1



Copyright (c) 1982 by
Associated Computer Consultants
228 East Cota Street
Santa Barbara, CA 93101
(805) 963-9431

TABLE OF CONTENTS

	<u>Page</u>
1.0 INTRODUCTION	1-1
1.1 Manual Contents	1-1
1.2 IF-11Q/X.25 System Overview	1-1
1.3 Hardware	1-2
1.4 Software	1-2
Figure 1-1 IF-11Q/X.25 System Overview	1-3
2.0 REFERENCES	2-1
2.1 Reference Documents	2-1
3.0 HARDWARE INSTALLATION	3-1
3.1 Shipping Checklist	3-1
3.2 Drawing Reference	3-1
3.3 Installation Considerations	3-2
3.4 Switch & Jumper Options	3-2
3.5 Attachment to LSI-11 System	3-3
3.6 Serial Interface Pinout	3-4
4.0 HOST DEVICE DRIVER PROGRAM. IG	4-1
4.1 Communication Registers	4-1
4.2 Hardware Data Transfer	4-2
Table 4-1 IF-11Q/X.25 RCSR (Receive Control and Status Register)	4-3
Table 4-2 IF-11Q/X.25 TCSR (Transmit Control and Status Register)	4-6
4.3 Software Data Transfer	4-9
Figure 4-1 IF-11Q/X.25 Multiplexing Protocol Input Finite State Automation	4-10
Figure 4-2 IF-11Q/X.25 Multiplexing Protocol Output Finite State Automation	4-11

5.0	X.25 PROTOCOL PROGRAMMING	5-1
5.1	Implementation Notes	5-1
5.2	Message Formats	5-2
5.3	Message Contents	5-3
5.4	IF-11Q/X.25 Subsystem Queries and Responses .	5-4
	Table 5-1 Correlation between ACC IF-11Q/X.25 and CCITT Packet Types	5-5
	Table 5-2a ACC IF-11Q/X.25 Command Codes	5-6
	Table 5-2a ACC IF-11Q/X.25 Diagnostic Query/Response Codes	5-6
	Table 5-3 ACC IF-11Q/X.25 Response Message Contents	5-7
	Table 5-4 ACC IF-11Q/X.25 Error Response Error Codes	5-10
6.0	MICRODIAGNOSTICS	6-1
6.1	Introduction	6-1
6.2	Display LEDs	6-2
6.3	Error Defeat Switches	6-2
APPENDICES		
A.0	DRAWINGS	A-1
	Top Assembly, IF-11Q/X.25 ACC Drawing Number 8600111	A-2
	Cable Assembly, Null Modem ACC Drawing Number 8300222	A-5
B.0	SAMPLE DEVICE DRIVER LISTING	B-1

IF-11Q/X.25

USER'S MANUAL

CHAPTER 1 - INTRODUCTION

CHAPTER 1

1.0 INTRODUCTION

1.1 Manual Contents - This manual contains all of the information needed to successfully use an IF-11Q/X.25 in an LSI-11 based computer system for X.25 protocol communication. Installation considerations and procedures are detailed. Host device driver programming is explained, and an example device driver listing is included as an appendix. The X.25 protocol data and control programming is described with all message formats and contents presented in tabular form. Information explaining the power-up microdiagnostics completes this manual.

1.2 IF-11Q/X.25 System Overview - The IF-11Q/X.25 is a microprocessor based communications front-end developed by Associated Computer Consultants (ACC). The IF-11Q/X.25 provides DMA support for LSI-11 applications which require X.25 capability. The protocol conforms to ISO HDLC specifications for a combined station operating in Asynchronous Balanced Mode (ABM), implementing options 2 (reject), and 8 (command I-frames only). X.25 frames are assembled and verified independent of host activity.

1.3 Hardware - The IF-11Q/X.25 hardware consists of an MDMA controller and an XQ/CP subsystem. The MDMA is a microcoded bit-slice DMA controller which implements a Subsystem Interface Bus which connects the XQ/CP to the LSI-11 bus. All MDMA functions are packaged on a single LSI-11 dual wide circuit card. The XQ/CP is a Zilog Z-80 based communication subsystem which has been used to implement the X.25 protocol by means of ROM-based software. The XQ/CP consists of three LSI-11 dual width circuit cards. The Interface Board (I-Board) connects the XQ/CP to the MDMA. The Memory Board (M-Board) contains the RAM and ROMs for the X.25 protocol. The Processor Board (P-Board) contains the Z-80 CPU and the serial I/O connections.

1.4 Software - The application program can send and receive "Data Frames" as well as control and sense the status of the physical link by means of "Supervisory Command Messages" (See Chapter 5). Separate "logical channels" are used for these two different kinds of information. The host device driver and the XQ/CP I/O Executive (IOX), together, use the LSI-11 bus interface hardware to implement multiple logical channels (See Chapter 4). The IF-11Q/X.25 firmware thus implements two levels of software protocols. The lower level being a multiplexing protocol and the higher level being the X.25 protocol. (See Figure 1-1.)

IF-11Q/X.25

USER'S MANUAL

CHAPTER 2 - REFERENCES

CHAPTER 2

2.0 REFERENCES

2.1 Reference Documents - The following documents will assist the user in understanding the operation of the IF-11Q/HDLC:

1. Data Communications Standards
(International Organization for Standards)
2. XQ/CP Maintenance Manual (XQCP.MM.V001)
Associated Computer Consultants, Santa Barbara, CA
93101
3. Multichannel DMA Controller for LSI-11 (MDMA.MM.V002)
Associated Computer Consultants, Santa Barbara, CA
93101
4. XQ/CP Communications Processor Software Support
Monitor Manual (XQCP.SSMM.V001)
Associated Computer Consultants, Santa Barbara, CA
93101

IF-11Q/X.25

USER'S MANUAL

CHAPTER 3 - HARDWARE INSTALLATION

CHAPTER 3

3.0 HARDWARE INSTALLATION

3.1 Shipping Checklist - The IF-11Q/X.25 distribution package consists of the following items:

- A. One MDMA Board.
- B. One XQ/CP I-Board.
- C. One XQ/CP M-Board.
- D. One XQ/CP P-Board.
- E. One Distribution Panel (RS-232C, RS-449, or MIL-STD-188-114).
- F. Three (short) flat ribbon cables to connect the boards together.
- G. Two (long) ribbon cables to connect the XQ/CP P-Board to the distribution panel.
- H. One IF-11Q/X.25 User's Manual.

3.2 Drawing Reference - When performing hardware installation, refer to the following drawings which are included in Appendix A of this manual:

<u>ACC Drawing No.</u>	<u>Title</u>
8600108	Top Assembly, IF-11Q/X.25
8300222	Cable Configuration, Null Modem

3.3 Installation Considerations - The IF-11Q/X.25 is installed in an LSI-11 processor box or expansion chassis and requires:

A. Four contiguous dual-height LSI-11 bus slots.

B. The following DC currents (Absolute MAX):

<u>DC Voltage</u>	<u>MDMA</u>	<u>I-board</u>	<u>M-board</u>	<u>P-board</u>	<u>TOTAL</u>
+ 5V	3.0A	2.72A	3.26A	2.26A	11.24
+12V	0.0A	0.0A	0.96A	0.27A	1.23

3.4 Switch and Jumper Options - All switch and jumper options have been pre-set by the factory. The default CSR address is 0776200, and the default interrupt vectors are 0140 for input and 0144 for output. Refer to the maintenance manuals or contact the factory for other configurations.

3.5 Attachment to LSI-11 System - When attaching the IF-11Q/X.25 to the LSI-11 System, the following sequence should be followed:

- A. Remove power from the entire LSI-11 system before performing the subsequent steps.
- B. Install the distribution panel at the back of the LSI-11 cabinet.
- C. Select 4 contiguous LSI-11 bus slots. All of the IF-11Q/X.25 boards provide LSI-11 bus DMA grant continuity and interrupt grant continuity. Care should be exercised to assure that grant continuities exist between the IF-11Q/X.25 and the LSI-11 processor module due to other boards and perhaps unoccupied LSI-11 Bus slots.
- D. The 4-board IF-11Q/X.25 system comes already cabled together. DO NOT DISCONNECT THE BOARDS FROM EACH OTHER.
- E. Position the connected boards over the LSI-11 Bus slots and insert each board into its bus slot.
- F. Install the Serial I/O cables between the distribution panel and the XQ/CP P-board as per the top level assembly drawing in Appendix A. Special attention should be given to Pin 1 positioning as well as Port A/Port B cable orientation.
- G. Power up the system and check all voltages.
- H. Close the processor/expansion box.
- I. Start up system.

3.6 Serial Interface Pinout - ACC drawing #8300222 (Appendix A) shows the pin layout for a null modem cable used to link together two IF-11Q/X.25 systems. Note that each IF-11Q/X.25 transmits a 9600 bps clock signal on pin 24, which can be used if an external clock is not provided. Also note that the IF-11Q/X.25 does not respond to input on pins 8 and 22 (data carrier detect and ring).

IF-11Q/X.25

USER'S MANUAL

CHAPTER 4 - HOST DEVICE DRIVER PROGRAMMING

CHAPTER 4

4.0 HOST DEVICE DRIVER PROGRAMMING

4.1 Communication Registers - The IF-11Q/X.25 and the Host Device Driver interact via a set of Hardware Communication Registers (see Tables 4-1 and 4-2). Eight registers are available to the Host Device Driver:

Receive Control and Status Register	(RCSR)
Receive Data Register	(RDR)
Receive Address Register	(RAR)
Receive Word Count Register	(RWCR)
Transmit Control and Status Register	(TCSR)
Transmit Data Register	(TDR)
Transmit Address Register	(TAR)
Transmit Word Count Register	(TWCR)

The registers of the Hardware Communication Register occupy a contiguous block of addresses on the LSI-11 BUS, starting at an address determined by switch settings on the MDMA circuit board. The register descriptions in Tables 4-1 and 4-2 are written from the point of view of the Host Device Driver. For example, the sense of read and write of the IF-11Q/X.25 RCSR and TCSR is from the LSI-11. A sample Device Driver listing is included in this manual as Appendix B.

4.2 Hardware Data Transfer - A DMA transfer is started when the device driver loads the data buffer starting address into the xAR (i.e., RAR or WAR), loads the 2's complement of the desired transfer word count into the xWCR, and sets the GO bit in the xCSR. If a matching request has been issued by the IF-11Q/X.25 software, the DMA hardware is activated and the transfer takes place.

Table 4-1 IF-11Q/X.25 RCSR (Receive Control and Status Register)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ERR	NXM	ZS3	ZS2	ZS1	ZS0	Z80	DBF	RDY	IEN	ADR	ADR		REC	REC	GO
						HALT					17	16	SIG	RES	
R	R/W	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R	W	W

- BIT 0 GO The GO bit. Setting this bit clears RDY and initiates a DMA transfer from the IF-11Q/X.25 to the LSI-11 processor. Clearing this bit has no effect. GO will always read as zero.
- BIT 1 REC RESET The RECEIVE RESET bit. Setting this bit resets the receive DMA hardware. The entire IF-11Q/X.25 to LSI-11 channel is reset. Clearing this bit has no effect. This bit will always read as zero.
- BIT 2 REC SIGNAL The RECEIVE SIGNAL bit. This bit is set to one upon completion of a receive DMA data transfer. If EIN is presently set, the LSI-11 is interrupted. RECEIVE SIGNAL is cleared upon reading the RCSR by the LSI-11. This bit is read-only, and writing to this bit has no effect.
- BIT 3 UNUSED This bit is undefined and is reserved for future use. It is cleared upon system startup or reset.
- BIT 4 ADR16 This is ADDRESS BIT 16 for extended addressing operation. This bit is never modified by the IF-11Q/X.25. It is cleared upon system startup or reset.
- BIT 5 ADR17 This is ADDRESS BIT 17 for extended addressing operation. This bit is never modified by the IF-11Q/X.25. It is cleared upon system startup or reset.

Table 4-1, continued

BIT 6 IEN	The INTERRUPT ENABLE bit. The LSI-11 program sets this bit to allow the channel to request program interrupts and clears it to disallow interrupts. This channel only responds to interrupt polling cycles when this bit is on. It is cleared upon system startup or reset.
BIT 7 RDY	The READY bit. This bit is on when the channel is not in DMA mode. When the channel is ready, the Memory Address Register, the Word Count Register, and the Control and Status Register may be modified. This bit goes off when DMA mode is started by setting the GO bit. When DMA mode is active, setting this bit causes DMA to be stopped. Clearing this bit has no effect. This bit is set upon system startup or reset.
BIT 8 DBF	The DATA BUFFER FLAG bit. This bit indicates that the Receive Data Buffer contains a word and is ready to be on read. This bit is allowed to be on only when the channel is in DMA mode (RDY = 0). DATA BUFFER FLAG is cleared when the Receive Data Buffer is read.
BIT 9 Z80 HALT	The Z80-CPU HALT bit. This bit indicates the halt state of the IF-11Q/X.25 microprocessor. If the IF-11Q/X.25 is halted, this bit will read as one. Otherwise, this bit will read as zero. This is a read-only bit and writing to this bit has no effect.
BIT 10 ZS0	This is Z80 STATUS BIT 0. This bit and the following Z80 status bits are user defined status bits passed from the IF-11Q/X.25 to the LSI-11. These bits are read-only and writing to these bits has no effect.
BIT 11 ZS1	This is Z80 STATUS BIT 1. See ZS0.
BIT 12 ZS2	This is Z80 STATUS BIT 2. See ZS0.
BIT 13 ZS3	This is Z80 STATUS BIT 3. See ZS0.

Table 4-1, continued

BIT 14 NXM	The NONEXISTENT MEMORY ERROR bit. This bit being set indicates that DMA was attempted to an LSI-11 address which did not respond. This bit is set by the MDMA and is tested and reset by the LSI-11.
BIT 15 ERR	The COMPOSITE ERROR bit. This bit is the logical OR of all error bits. Currently the only defined error is NONEXISTENT MEMORY ERROR. The ERROR bit is reset by resetting all other error bits. This bit is read-only. It is cleared upon system startup or reset.

Table 4-2 IF-11Q/X.25 TCSR (Transmit Control and Status Register)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ERR	NXM	PS3	PS2	PS1	PS0		DBF	RDY	IEN	ADR	ADR	Z80	XMT	XMT	GO
										17	16	RES	SIG	RES	
R	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R	W	W

- BIT 0 GO The GO bit. Setting this bit causes RDY to be reset to zero and initiates a DMA transfer from the LSI-11 processor to the IF-11Q/X.25. Clearing this bit has no effect. GO will always read as zero.
- BIT 1 TRANS RESET The TRANSMIT RESET bit. Setting this bit resets the transmit DMA hardware. The entire LSI-11 to IF-11Q/X.25 channel is reset. Clearing this bit has no effect. This bit will always read as zero.
- BIT 2 TRANS SIGNAL The TRANSMIT SIGNAL bit. This bit will always read as zero. Clearing this bit has no effect. NOTE: The host software must never set this bit.
- BIT 3 Z80 RESET The Z80 RESET bit. Setting this bit resets the Z80 hardware in the IF-11Q/X.25 and causes the Z80 CPU to restart at location zero. Clearing this bit has no effect. This bit will always read as zero.
- BIT 4 ADR16 This is ADDRESS BIT 16 for extended addressing operation. It is cleared upon system startup or reset.
- BIT 5 ADR17 This is ADDRESS BIT 17 for extended addressing operation. It is cleared upon system startup or reset.

Table 4-2, continued

BIT 6 IEN	The INTERRUPT ENABLE bit. The LSI-11 program sets this bit to allow the channel to request program interrupts and clears it to disallow interrupts. This channel only responds to interrupt polling cycles when this bit is on. It is cleared upon system startup or reset.
BIT 7 RDY	The READY bit. This bit has a value of one when the channel is not in DMA mode. When the channel is ready, the Memory Address Register, the Word Count Register, and the Control and Status Register may be modified. This bit is cleared when DMA mode is started by setting the GO bit. When DMA mode is active, setting RDY causes DMA to be stopped. Clearing this bit has no effect. This bit is set upon system startup or reset.
BIT 8 DBF	The DATA BUFFER FLAG bit. This bit indicates that the Transmit Data Buffer is empty and is ready to accept a new word. This bit has a value of one only when the channel is in DMA mode (RDY = 0). DATA BUFFER FLAG is cleared when the Transmit Data Buffer is written.
BIT 9 UNUSED	This bit is always read as a zero.
BIT 10 PS0	This is PROCESSOR STATUS BIT 0. This and the following processor status bits are user defined status bits passed from the LSI-11 program to the IF-11Q/X.25 program. These bits may be set or cleared as required by the LSI-11 program. It is cleared upon system startup or reset.
BIT 11 PS1	This is PROCESSOR STATUS BIT 1. See PS0.
BIT 12 PS2	This is PROCESSOR STATUS BIT 2. See PS0.
BIT 13 PS3	This is PROCESSOR STATUS BIT 3. See PS0.

Table 4-2, continued

BIT 14 NXM	The NONEXISTENT MEMORY ERROR bit. This bit has a value of one DMA was attempted to an LSI-11 address which did not respond. This bit is set by the MDMA and is tested and reset by the LSI-11 program.
BIT 15 ERR	The COMPOSITE ERROR bit. This bit is the logical OR of all error bits. Currently the only defined error is NONEXISTENT MEMORY ERROR. The ERROR bit is reset by resetting all other error bits. This bit is read-only. It is cleared upon system startup or reset.

4.3 Software Data Transfer - The IF-11Q/X.25 interface to the LSI-11 looks like two DMA 'pipes' - one to carry data into the IF-11Q/X.25 and one to carry data away from it. One of the tasks of the IF-11Q/X.25 and the host device driver in the LSI-11 is to make each physical data pipe look like several virtual half duplex paths to higher level programs. This is done by enforcing a multiplexing protocol through a series of supervisory messages associated with each transfer of user data. Thus, two types of information being passed through the pipes are distinguished: the four byte supervisory messages (which are created and read only at the executive driver level), and packets of user data. This 'user data' will be called 'data' while the virtual half-duplex data path will be referred to as a 'channel' in this chapter. See Figures 4-1 and 4-2.

INPUT STATE	READ from user	REQUEST TO SEND from remote	LOCAL ABORT from user	REMOTE ABORT from remote	ABORT ACKNOWLEDGE from remote	IO COMPLETE from hardware
0	NO ACTION	SIGNAL REQUEST TO SEND	SEND 'IO ABORT'	SEND 'ABORT ACKNOWLEDGE'	SEND 'IO ABORT'	SEND 'IO ABORT'
1	CALCULATE NB SEND 'OK TO SEND'	SEND 'IO ABORT'	SEND 'IO ABORT'	SEND 'ABORT ACKNOWLEDGE'	SEND 'IO ABORT'	SEND 'IO ABORT'
2	RETURN ERROR	CALCULATE NB SEND 'OK TO SEND'	SEND 'IO ABORT'	SEND 'ABORT ACKNOWLEDGE' SIGNAL IO COMPLETE	SEND 'IO ABORT'	SEND 'IO ABORT'
3	RETURN ERROR	SEND 'IO ABORT'	SEND 'IO ABORT'	SEND 'ABORT ACKNOWLEDGE' SIGNAL IO COMPLETE	SEND 'IO ABORT'	IF EOS OR DONE SIGNAL IO COMPLETE ELSE UPDATE NR AND ADDRESS
4	NO ACTION	NO ACTION	NO ACTION	SEND 'ABORT ACKNOWLEDGE'	NO ACTION	NO ACTION
5	RETURN ERROR	NO ACTION	NO ACTION	SEND 'ABORT ACKNOWLEDGE'	SIGNAL IO COMPLETE	NO ACTION

Figure 4-1 IF-11Q/X.25 Multiplexing Protocol Input Finite State Automation




Figure 4-2 IF-11Q/ X.25 Multiplexing Protocol Input Finite State Automation

4.3.1 Requirements Supported by the Protocol - The protocol insures that no data is transferred on a channel until symmetric requests are outstanding in the LSI-11 and the IF-11Q/X.25. It allows simultaneous requests on multiple channels, but only one request to be outstanding on an individual channel at a time. The supervisory messages encode End-of-Stream and User Subfunction information independent of the data streams.

4.3.2 Description of Message Use - Each message type and its use is described below. The messages and responses are all channel specific.

4.3.2.1 Request-to-Send Message - Whenever a write is activated, a Request-to-Send NW bytes is sent, where NW = the requested byte count. The four bit User Subfunction associated with the write request is put in the high order four bits of the message byte.

NOTE

A write is 'activated' when a Write or Write End-of-Stream request is made by an applications program, or whenever a data transfer completes which partially, but not completely, fulfills the original request. In the latter case, NW is updated to be the number of bytes from the original request which have not yet been written.

4.3.2.2 OK-to-Send Message - Whenever a read is outstanding for NR bytes (NR = the number of bytes to be read) and a Request-to-Send NW bytes message is received, an OK-to-Send NB bytes message is sent (NB = minimum {NR,NW}). The reading side always calculates NB.

NOTE

A read is 'outstanding' when a read request is made by an applications program, or if a data transfer has completed which partially, but not completely, fulfills the original request and the preceeding Data Follows message was NOT End-of-Stream. In the latter case, NR is updated to reflect the number of bytes of the original request which have not yet been read.

4.3.2.3 Data Follows and Data Follows End-of-Stream Messages - Whenever an OK-to-Send NB bytes message has been received, a Data Follows or Data Follows End-of-Stream message is sent, followed immediately by NB bytes of data. NO MESSAGE TRAFFIC OR DATA FROM ANOTHER CHANNEL MAY COME BETWEEN THE MESSAGE AND THE DATA. The Data Follows End-of-Stream message is sent if, and only if, the original Write request was End-of-Stream and NB = NW (i.e., this will be the last physical transfer to fulfill an End-of-Stream Write request).

4.3.2.4 IO Abort Message - An IO Abort message is sent under the following conditions:

1. an applications program closes a channel,
2. an applications program issues an Abort request,
3. a protocol breakdown is identified with respect to a channel.

The only exception is when an IO Abort message has previously been sent and no Abort Acknowledge message has been received.

4.3.2.5 Abort Acknowledge Message - Whenever an IO Abort message is received, an Abort Acknowledge message is returned.

4.3.3 Supervisory Message Format -

Byte 0 : (Bits 0-2) - message code
 : (Bit 3) - must be zero
 : (Bits 4-7) - user subfunction

Byte 1 : virtual channel number

Byte 2 : requested byte count (low byte)

Byte 3 : requested byte count (high byte)

4.3.4 Message Codes -

0 = OK-to-Send
1 = Request-to-Send
2 = Data Follows
3 = Data Follows End-of-Stream
4 = IO Abort
5 = Abort Acknowledge

IF-11Q/X.25

USER'S MANUAL

CHAPTER 5 - X.25 PROTOCOL PROGRAMMING

CHAPTER 5

5.0 X.25 PROTOCOL PROGRAMMING

5.1 Implementation Notes - Several design decisions were made in the implementation of the IF-11Q/X.25 which must be taken into account in application programming and network usage.

5.1.1 Frame Level Window Size - The X.25 frame level window has the value of seven and cannot be changed by the application program.

5.1.2 Packet Level Window Size - The X.25 packet level window has the value of two and cannot be changed by the application program.

5.1.3 Loop-Back Mode - The IF-11Q/X.25 Loop-Back switch can be set to any value by the application program and initially has a value of zero. A value of zero disables X.25 loop-back mode while a non-zero value enables X.25 loop-back mode. (See "Restart with diagnostic parameters", Table 5-5)

5.1.4 T1 Timer - The X.25 T1 timer can be set to any value by the application program and initially has the value of three seconds. Legal values range from 0 to 63 seconds, with a resolution of one second. Please note that a value of zero specifies no timer activity and, thus, no timer recovery will occur. (See "Restart with diagnostic parameters", Table 5-5)

5.1.5 N2 Counter - The X.25 N2 counter can be set to any value by the application program and initially has the value of twenty. Legal values range from 2 to 255. The current value remains unchanged if an illegal value is specified. (See "Restart with diagnostic parameters", Table 5-5)

5.1.6 Packet Size - The X.25 data packet size has a maximum value of one hundred twenty-eight bytes and cannot be changed by the application program.

5.2 Message Formats - The format of messages between the application program and the IF-11Q/X.25 is not the format of messages specified by CCITT for X.25 networks. The IF-11Q/X.25 system converts application program X.25 protocol requests into the format specified by CCITT. In addition, any message over 128 bytes in length will automatically be converted into multiple M-Bit packets of 128 bytes.

5.2.1 Supervisory Message Formats - All supervisory messages consist of a fixed-length header optionally followed by a variable-length data field. The header is four bytes in length. The optional data field may range from 0 to 128 bytes in length. Supervisory messages are always sent and received via logical channel zero.

5.2.1.1 Fixed Length Messages - Many supervisory messages do not require additional data beyond the header. For these messages the fourth header byte contains zero.

5.2.1.2 Variable Length Messages - Some supervisory messages require additional data beyond the header. For these messages the fourth header byte contains the count of the data bytes which immediately follow the header.

5.2.2 Data Message Formats - User data messages may range from 0 to 65535 bytes in length. Data messages are always sent and received via the logical channel number assigned when the call is established. Logical records longer than 65535 bytes are sent as multiple messages using Write Stream for all but the last message and Write Stream and End for the last message (see Sections 6.0.4.1.1 and 6.6.4.1.2).

5.2.2.1 M-Bit Packets - Any message over 128 bytes in length will automatically be converted into multiple M-Bit packets of 128 bytes. Only the last packet will reflect the M-Bit value specified by the application program, while the others will have the M-Bit set.

5.2.2.2 Q-Bit Data - User data is normally sent as non-Q-Bit data. The user can also optionally cause packets to be sent with the Q-Bit set to one. Q-Bit data is usually used at higher protocol levels to denote control data.

5.3 Message Contents - The contents of messages between the application program and the IF-11Q/X.25 are not the contents specified by CCITT recommendation X.25. The IF-11Q/X.25 system converts application program X.25 protocol request contents into those specified by CCITT. Table 3.1 details the correlation between ACC IF-11Q/X.25 commands and CCITT supervisory packet types.

5.3.1 Supervisory Message Contents - All supervisory messages have a four byte header. The first byte holds the command code from Table 5-2a. The second byte contains the full-duplex logical channel number (LCN) TIMES TWO. The third byte is used by different commands for different purposes. For several message types the third byte contains the virtual circuit number. The fourth byte contains the count of optional data bytes which follow the header and may be zero.

5.3.1.1 Network Commands - Table 5-1 describes those commands which map directly into CCITT equivalents and initiate or result from actual network activity.

5.4 IF-11Q/X.25 Subsystem Queries and Responses - The IF-11/X.25 maintains internal information pertaining to X.25 network operation. Response messages which return partial contents of this internal information may be elicited by means of query commands from Table 5-2b. Table 5-3 details the contents of the different responses. Virtual circuit or logical channel information can be obtained by means of two related commands. One (Virtual Circuit Query) takes the virtual circuit number as an index while the other (Logical Channel Query) takes the logical channel number as an index. Both commands return the same information. Frame level information can be obtained via the Frame Level Query command. IF-11Q/X.25 network errors and internal error conditions can be obtained by means of the Error Query command. Table 5-4 contains the error codes returned by the error query.

5.4.1 Data Message Contents - User data messages are transmitted and received in complete transparency. No headers are required.

5.4.1.1 Q-Bit Value Specification - The value of the X.25 Q-Bit for a message is typically controlled by a device driver subfunction value. See section 5.4.

5.4.1.2 M-Bit Stream Generation - The generation of M-Bit Packet streams is typically controlled by device driver subfunction values.

TABLE 5-1

Correlation between ACC IF-11Q/X.25 and CCITT Packet Types

<u>ACC X.25 Commands</u>	<u>CCITT Packet Types</u>
Answer	Call Accepted/Call Connected
Call	Call Request
Clear Logical Channel and Clear Virtual Circuit	Clear Confirmation or Clear Request/Clear Indication
Interrupt	Interrupt Request
Interrupt Acknowledge	Interrupt Confirmation
Ready	Receiver Ready or Receiver Not Ready
Reset	Reset Indication/Reset Request
Reset Acknowledge	Reset Confirmation
Restart	Restart Indication/Restart Request
Restart Acknowledge	Restart Confirmation
Ring	Incoming Call

TABLE 5-2a

ACC IF-11Q/X.25 Command Codes
(All values are octal)

Code	Command
003	Answer
000	Call
004	Clear Logical Channel to X.25 Network
002	Clear Virtual Circuit from X.25 Network
042	Interrupt
045	Interrupt Acknowledge (Response Only)
043	Ready
040	Reset
041	Reset Acknowledge
100	Restart
101	Restart Acknowledge
001	Ring from X.25 Network

TABLE 5-2b

ACC IF-11Q/X.25 Diagnostic Query/Response Codes
(All values are octal)

Code	Command/Response
207	Error Query to IF-11Q/X.25
206	Error Response from IF-11Q/X.25
213	Frame Query to IF-11Q/X.25
212	Frame Response from IF-11Q/X.25
203	Logical Channel Query to IF-11Q/X.25
202	Logical Channel Response from IF-11Q/X.25
201	Virtual Circuit Query to IF-11Q/X.25
200	Virtual Circuit Response from IF-11Q/X.25

TABLE 5-3

ACC IF-11Q/X.25 Response Message Contents
(All values are octal)

VIRTUAL CIRCUIT TABLE RESPONSE:

Offset	Contents
0:	response type (200)
1:	virtual circuit number
2:	zero
3:	response length (32)
4:	if non-zero, logical channel is active
5:	logical channel number
6:	p(s) for receive side
7:	p(r) for receive side
10:	receive window
11:	receive flags
12:	p(s) for transmit side
13:	p(r) for transmit side
14:	transmit window
15:	transmit flags
16-17:	addr of first packet on queue to frame level
20-21:	addr of last packet on queue to frame level
22:	state of virtual circuit
23:	state of output side of logical channel (from host)
24:	state of input side of logical channel (to host)
25:	virtual circuit number
26:	flags for virtual circuit
27-30:	address of first buffer on queue to host
31-32:	address of last buffer on queue to host
35-34:	address of current input buffer (to host)
35-36:	address of current output buffer (from host)

LOGICAL CHANNEL TABLE RESPONSE:

Offset	Contents
0:	response type (202)
1:	logical channel number
2:	zero
5-36:	same as virtual circuit table response

TABLE 5-3 (continued)

ERROR RESPONSE:

Offset	Contents
0:	response type (206)
1:	zero
2:	zero
3:	response length
4:	index of next entry in error table
5:	index of last used entry in error table
6:	count of errors encountered
7-n:	error table: 4 bytes per entry. Each entry has the form:
	0: error number - see Table 5-4
	1: -Reserved-
	2-3: PC at error

LAP FRAME RESPONSE:

(NOTE: These offsets are guaranteed to change from one release to the next)

Offset	Contents
0:	Response type (212)
1:	Zero
2:	Zero
3:	Response length
4-5:	-Reserved-
6:	Frame Level State
	0 - initial state
	1 - UA/SARM wait
	2 - UA wait
	3 - Ready
7-41:	-Reserved-
42:	SARM sent count
43:	SARM received count
44:	DISC sent count
45:	DISC received count
46:	CMDR sent count
47:	CMDR received count
50:	REJ sent count
51:	REJ received count
52:	RNR sent count
53:	RNR received count

TABLE 5-3 (continued)

LAPB FRAME RESPONSE:

Offset	Contents
0:	response type (212)
1-2:	zero
3:	response length
4:	Carrier Detect flag (non-zero if carrier detect is on)
10:	Frame Level State:
	0 - initial state
	1 - UA/SABM wait
	2 - UA/DISC wait
	3 - Ready
14:	T1 timer value
16:	N2 counter value
17:	SABM sent count
20:	SABM received count
21:	DISC sent count
22:	DISC received count
23:	CMDR sent count
24:	CMDR received count
25:	REJ sent count
26:	REJ received count
27:	RNR sent count
30:	RNR received count
31:	count of frames received with bad CRCs
32:	count of badly formed frames received

TABLE 5-4

ACC IF-11Q/X.25 Error Response Error Codes
(all values are octal)

NOTE

The error codes are the lower six bits of each entry. The high order bits are used internally and should be masked off to yield the error codes listed below.

Code	Description
4	- Frame level attempted to retransmit a non-existent frame
5	- CMDR received by frame level
6	- Frame level found itself in an undefined state
7	- Attempt to send call-accepted packet from the wrong state
10	- Attempt to send call-request packet on an active logical channel
11	- Attempt to send clear-confirm packet from the wrong state
12	- Attempt to send data packet on virtual circuit zero
13	- Attempt to send data packet from wrong state
14	- Attempt to send interrupt packet from wrong state
15	- Attempt to send interrupt-confirm packet from wrong state
16	- Attempt to send reset-confirm packet from wrong state
17	- Attempt to send RR or RNR packet from wrong state
20	- Packet level was requested to transmit a poorly-formed packet
21	- Packet level was given a packet for an invalid logical channel number
22	- A packet from the DCE had an invalid p(s)
23	- Invalid packet received while in state p1
25	- Invalid packet received while in state p2
26	- Invalid packet received while in state p3
27	- Invalid packet received while in state p5
30	- Invalid packet received while in state p6
31	- Invalid packet received while in state p7
32	- Invalid packet received while in state d1
33	- Invalid packet received while in state d2
34	- Invalid packet received while in state d3
35	- Illegible packet received from DCE
36	- A virtual circuit was found to be in an undefined state

TABLE 5-4 (continued)

Code	Description
41	- A packet from the DCE contained an invalid p(r)
43	- Free list exhausted
44	- The buffer monitor was unable to account for all buffers
45	- A transfer to or from the host failed
46	- A write completed on a logical unit assigned for reading
47	- The output side of a logical channel was in an undefined state
50	- A read completed on a logical unit assigned for writing
51	- The input side of a logical channel was in an undefined state
52	- I/O was attempted to an inactive logical unit
53	- Invalid supervisory command received while in data xfer state
54	- Invalid supervisory command received while in answer-wait state
55	- Invalid supervisory command received while in call-wait state
56	- Invalid supervisory command received while in idle state
57	- A virtual circuit was found to be in an undefined state
60	- Attempt to reassign an active logical unit number
61	- NCP received an undefined command
62	- A supervisory command specified an invalid virtual circuit number

TABLE 5-5
ACC IF-11/K.25 Command Formats




TABLE 5-5 (continued)





TABLE 5-5 (continued)

CODE	= RESET, INTERRUPT
LCN	
REASON	
0	

CODE	= RESET ACKNOWLEDGE , LOGICAL CHANNEL QUERY
LCN	
—	
0	

CODE	= READY
LCN	
0 → RNR	
≠ 0 → RR	
0	

CODE	= RESTART, RESTART ACKNOWLEDGE, FRAME QUERY, ERROR QUERY
—	
—	
0	

CODE	= RESTART (with DIAGNOSTIC PARAMETERS)
—	
—	
LENGTH	NOTE - MUST BE 3
LOOPBACK	
T1	
N2	

TABLE 5-5 (continued)

CODE
VCN
—
0

= VIRTUAL CIRCUIT QUERY

CODE
—
—
COUNT
DATA

= ERROR RESPONSE,
FRAME RESPONSE,
LOGICAL CHANNEL RESPONSE,
VIRTUAL CIRCUIT RESPONSE

IF-11Q/X.25

USER'S MANUAL


CHAPTER 6 - MICRODIAGNOSTICS

CHAPTER 6

6.0 MICRODIAGNOSTICS

6.1 Introduction - The IF-11Q/X.25 microdiagnostics perform subsystem integrity tests upon power-on reset and display the results in a bank of eight LEDs which are clearly visible without removing any boards or cables. This display provides quick visual verification of SYSTEM operational readiness. Detected errors, if determined by the operator to be inconsequential, can be defeated by means of hardware switches. If any errors are detected (and have not been defeated by the operator) then processing halts with the error status displayed in the LEDs. The operator must cycle power down and back up to re-run the microdiagnostics after correcting the problem or electing to ignore the error by means of the defeat switches. If no errors are detected (or all which are detected have been defeated) then processing continues in the X.25 protocol code. Note that the X.25 protocol code idle loop "spins the lights" as a system load indication where a heavy traffic load will slow the "spin" rate.

6.2 Display LEDs - The indicator LEDs are located on the XQ/CP P-board. The significance of each LED is as follows:



Upon power-on reset, all of the display LEDs are turned off and testing begins. All tests are run to completion and then the various error statuses are displayed along with the ALL TESTS COMPLETE indication.

6.3 Error Defeat Switches - Hardware initialization errors can be ignored by means of a bank of DIP switches also located on the XQ/CP P-Board. In order to defeat each detected error (as represented by a lit LED), it is necessary to turn on (or close) the corresponding switch. Each and every error must be defeated for processing to continue into the X.25 protocol code. On the other hand, processing will not continue if a switch is set for which there is no corresponding error. In addition, the high order switch, which corresponds with the ALL TESTS DONE condition and is not an error, should be left off (or open) even though the LED is lit.


IF-11Q/X.25

USER'S MANUAL

APPENDIX A - DRAWINGS

THE JOURNAL OF

旺仔牛奶



**WOMAN HAS JEWELRY IN
'BLOODSTAINED TITANIC' STONE**


CONTRACT
71000000

CUT AWAY VIEW OF ELIAS PANEL

UNIT 10

[illegible]

The diagram illustrates a 16-bit parallel adder. It consists of two 8-bit parallel adder blocks. The first block takes an 8-bit input J1 and an 8-bit input J2 as inputs. Its output is labeled J1 and J2. The second block takes an 8-bit input J1 and an 8-bit input J2 as inputs. Its output is labeled J1 and J2. The J1 output of the first block is connected to the J2 input of the second block, and the J2 output of the second block is connected to the J1 input of the first block. The final output is labeled J1 and J2.



WHEELS, UNLESS OTHERWISE SPECIFIED

1 WARE ARE AT STANDARD 3101000 APPROX
AS SHOWN.

2 LABEL FOR AT 3101000S 3101000 APPLE
AS SHOWN WITH 30 MARK REPERCE
REASONABLE

3 3101000 3101000 3101000 3101000 3101000

[illegible][illegible]

IF-11Q/X.25

USER'S MANUAL

APPENDIX B - SAMPLE DEVICE DRIVER LISTING

PMI

Overview

0 3000
Final 12

[illegible]

Copyright (c) 1981 by Associated Computer Consultants
228 East Cota Street, Santa Barbara, California 93101
(805) 963-8801

File: UNURV.MAC for the XQ/CP

Project: X.25, among others.

Function: RSX-11M Multi-Channel Driver (MCD).
This module is the operating system component which interfaces RSX-11M tasks to an ACC XQ/CP based product.
Typically 33 full-duplex data paths are provided.

Components: RSX-11M User QIO interface
RSX-11M Pool interface
ACC XQ/CP Protocol interface

Revision History:
19-Oct-81
H. G. Miller

Associated Files:
debbug.def Select BVT at driver load time to allow for the setting

expnd.lst

Wed Aug 25 16:22:50 1982

7

193 56
194 57
195

of XDT breakpoints for driver debugging.

```

195  RSXMC  MACRO V04.00  25-AUG-82 17:30:56 PAGE 4-1
196
197
198  58      dvlp.def      Select the exclusion of hardware reset at driver load
199  59                      time so as to retain RAM-based development code.
200  60
201  61      Assembly Command Line:
202  62          MAC>UNDRV,UNDRV/-SP={1,1}EXEMC/ML,{1,54}RSXMC,{100,100}UNDRV
203  63
204  64      Task Build Command Line:
205  65          TKB>UNDRV/-HD/-MM,UNDRV/-SP/CR,UNDRV=UNDRV
206  66          TKB>{1,54}RSXLM.STB/SS,{1,1}EXELIB/LB
207  67          TKB>/
208  68          TKB>STACK=0
209  69          TKB>PAR=DRVPAR:120000:10000
210  70          TKB>//
211  71
212  72      .endr
213  73      .sbtcl | Definitions
214  74      .title Macros
215  75      .sbtcl |      Macros
216

```


B-4

```

267 DEC DEVICE DRIVER INFORMATION MACRO V04.00 25-AUG-82 17:30:56 PNJZ 6
268 1
269 DEC DEVICE DRIVER INFORMATION
270
271 1
272 2
273 3
274 4 000000
275 5 000000
276 6 000000
277 7 000000
278 8 000000
279 9
280 10
281 11
282 12 000000
283 13
284 14
285 15
286 16 000000
287 17
288 18
289 19
290 20 000002
291 21 000002 001312*
292 22 000004 001630*
293 23 000006 001644*
294 24 000010 001176*
295 25
296 26

; DEC Device Driver Macros
.mcall abodf$, hndf$, pktdf$, tcbdf$, devdf$
abodf$
hndf$
pktdf$
tcbdf$
devdf$

; UCB address for controller
cntrl: .blkw 1

; defined for loadable driver
ldsun = 0;

; drive dispatch table (DOT)
Suntbl::
.word unini ; QIO Request Entry
.word uncan ; I/O Kill Entry
.word untmo ; Device Time-Out Entry
.word unpwf ; Driver Load Entry

.title ACC Device Driver Information

```

```

296 ACC DEVICE DRIVER INFORMATION MACRO V04.00 25-AUG-82 17:30:56 PAGE 7
297 |
298 ACC DEVICE DRIVER INFORMATION
299 |
300 |
301 |
302 |
303 |
304 |
305 |
306 |
307 |
308 |
309 |
310 |
311 |
312 |
313 |
314 |
315 |
316 |
317 |
318 |
319 |
320 |
321 |
322 |
323 |
324 |
325 |

        .sbtcl |
        ; RSX-11M I/O Packet Definitions Required by SGTPTK Circumvention
        ;
        i..buf = i.prm; /* First Word of Buffer Address Double-word */
        i..cnt = i.prm+4; /* Data Buffer Byte Count */
        i..chn = i.prm+6; /* RSX-11M Full-Duplex Channel Number */
        i..xfr = i.prm+10; /* Here for xfer requests, -2 for con/dsc */
        ;
        ; RSX-11M QIO Subfunction Definitions
        ;
        sf.str = 2; /* Stream Subfunction Flag */
        sf.end = 4; /* End Subfunction Flag */
        ;
        ; RSX-11M QIO Function : Definitions
        ;
        io.con = 3000; /* Connect to Data Path */
        io.dsc = 3400; /* Disconnect Data Path */
        io.dbr = 4000; /* Debug Read */
        io.dfw = 4400; /* Debug Write */
        ;
        .sbtcl |
        .title Non-Pool Data Base Definitions
        .sbtcl |
        ACC Non-Pool Device Driver Data Base Definitions

```



```

388  MNI-POOL DATA BASE DEFINITIONS  MACRO V04.00  25-AUG-82 17:30:56 PAGE 10
389  |
390  |
391  |
392  |
393  |
394  |
395  |
396  |
397  |
398  |
399  |
400  |
401  |
402  |
403  |
404  |
405  |
406  |
407  |
408  |
409  |
410  |
411  |
412  |
413  |
414  |
415  |
416  |

```

``` FORMAT DEFINITIONS ```

```

; Channel Block Table Definition
;
; The offsets defined here must be reflected by routines
;   SETRCB, SETRCB, etc.
;   Unlabelled words are plugged at driver load time at UNPWF.
;
; state: word 0 ; address of receiver state sub-table
; rdbxcs: word 0 ; excess read byte count (see rcv)
; xstate: word 0 ; address of transmitter state sub-table
; wrbcs: word 0 ; excess write byte count (see xmt)
; word 0 ; Address of Receive $PORK1 Context Block
; word 0 ; Address of Transmit $PORK1 Context Block
; word 0 ; Address of Receive Command Protocol Block
; word 0 ; Address of Transmit Command Protocol Block
;
un0th1:
.rept unpcnt
cbe
.endr
; Special Debug Channel Block
dbugcb: cbe
.abttl 1
.title XQ/CP Register Definitions

```



```

473 XQ/CP REGISTER DEFINITIONS      MACRO V04.00 25-AUG-82 17:30:56 PAGE 12
474 | ACC XQ/CP REGISTER DEFINITIONS
475 |
476 | 1
477 | 2
478 | 3
479 | 4
480 | 5
481 | 6
482 | 7
483 | 8
484 | 9
485 | 10
486 | 11
487 | 12
488 | 13
489 | 14
490 | 15
491 | 16
492 | 17
493 | 18
494 | 19
495 | 20
496 | 21
497 | 22
498 | 23
499 | 24
500 | 25
501 | 26
502 |

; Finite State Automaton Event Code Numbers
;
READ = 0; /* Read Request */
CTS = 1; /* Clear-to-Send */

WRITE = 0; /* Write Request */
RTS = 1; /* Request-to-Send */

LABORT = 2; /* Local Abort */
RABORT = 3; /* Remote Abort */
ABACK = 4; /* Abort ACK */
MORE = 5; /* More Data to come */
IOC = 6; /* I/O Completion and/or End-of-Stream */

XMTCHD = 0; /* Send RTS, CTS, etc. */
XMTDUE = 1; /* Send some flavor of a DATA FOLLOWS message */
XMTIOC = 2; /* I/O Completion Event

RCVCHD = 0; /* Received RTS, CTS, etc. */
RCVDUE = 1; /* Received some flavor of DATA FOLLOWS */

.sbtcl |
.title Device Driver Major Routines
.sbtcl | RSX-11M Device Driver Major Routines

```



```

502 DEVICE DRIVER MAJOR ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 13
503 POWER-FAIL / DRIVER LOAD
504
505 .sbtcl | Power-Fail / Driver Load
506 |
507 | This routine is called upon device driver load.
508 | Thus, it is a handy place to put a breakpoint for debugging.
509 | Also, general device initialization.
510 |
511 | Entry: R3 = controller index
512 | R4 ->SCB
513 | R5 ->UCB
514 |
515 | unpf:
516 | Allow other driver breakpoints to be set at load time
517 | .lif df DEBUG BPT
518 |
519 | Buy blocks from executive pool, but just once.
520 | tst un0tbl-2
521 | bne 30$ ; (already allocated)
522 | jar pc,setup ; setup pool blocks
523 | 30$:
524 |
525 | clear channel blocks.
526 | mov #initcb,r3 ; R3 ->Channel Block Initialization Routine
527 | jsr pc,do4all ; Init all channel blocks
528 |
529 | flag debug channel block
530 | bis #p.debug,dbgcbtc..tag
531 |
532 | Init RSTATE & XSTATE
533 | mov #rcmd,rstate ; rstate is address of state subtable
534 | mov #midle,xstate ; xstate is address of state subtable
535 |
536 | Reset hardware Pipes and Processor
537 | bis #RRESET,KCSR
538 | bis #KRESET1X280,KCSR
539 |
540 | Enable Interrupts
541 | bis #RIEN,KCSR
542 | bis #XIEN,KCSR
543 |
544 | Issue first read
545 | mov #4,r0 ; R0 = Byte Count
546 | jsr pc,setup ; R1 ->Receive Block
547 | clc r2 ; R2 = extenode address bits
548 | jar pc,rcv
549 | rts pc
550 |
551 | .sbtcl | I/O Packet Process:jar
552 | .sbtcl |
553 |

```

553 DEVICE DRIVER MAJOR ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 14
554 | ENTRY AND VALIDATION

```

555 |
556 | .sbtcl |
557 | ;
558 | ; Here upon QIO
559 | ;
560 | ;
561 | ; Accept a QIO request and dispatch processing for it.
562 | ; NOTE: This is very different from the usual device driver handling.
563 | ;
564 | ; Entry:
565 | ; R1 -> I/O Packet
566 | ; R4 -> SCB
567 | ; R5 -> UCB
568 | ;
569 | ;
570 | ;
571 | ;
572 | ;
573 | ;
574 | ;
575 | ;
576 | ;
577 | ;
578 | ;
579 | ;
580 | ;
581 | ;
582 | ;
583 | ;
584 | ;
585 | ;
586 | ;
587 | ;

```

13 001312 016100 000012
14 001316 140000
15 001320
16 001326
17 001334
18 001342
19 001350
20 001356
21 001356 022700 000000
22
23
24 001364 012700 000000
25 001370 000512
26
27
28
29

```

    mov i.fcn(r1),r0 ; get the QIO Function Code from the I/O Packet
    bicb r0,r0 ; (drop subfunction bits for dispatch compare)
    dispatch IO.CON,10$
    dispatch IO.DSC,20$
    dispatch IO.DBR,30$
    dispatch IO.RLB,31$
    cmp #IO.RLB,r0
    dispatch IO.DBR,40$
    dispatch IO.WLB,41$
    cmp #IO.WLB,r0
    ; Invalid Request (includes RSX ATTACH and DETACH)
    ;
    mov #IE.IPC,77,r0 ; INVALID FUNCTION CODE
    br 90$ ; call $iofin and return
    .sbtcl |
    .sbtcl |

```

Non-Transfer Requests

587 DEVICE DRIVER MAJOR ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 15
588 | CONNECT REQUEST

```

589 | .sbtll | CONNECT Request
590 |
591 | ;
592 | ; Provide single-access functionality lost in making the unit selection
593 | ; a parameter of the QIO request.
594 | ;
595 | ; Entry:
596 | ; R1 -> I/O Packet
597 | ; R4 -> SCB
598 | ; R5 -> UCB
599 | ;
600 | ;
601 | ;
602 | ;
603 | ;
604 | ;
605 | ;
606 | ;
607 | ;
608 | ;
609 | ;
610 | ;
611 | ;
612 | ;
613 | ;
614 | ;
615 | ;
616 | ;
617 | ;
618 | ;
619 | ;
620 | ;
621 | ;
622 | ;
623 | ;
624 | ;
625 | ;
626 | ;
627 | ;
628 | ;
629 | ;
630 | ;
631 | ;

```

DISCONNECT Request

```

632 | .sbtll | DISCONNECT Request
633 |
634 | ;
635 | ; Entry:
636 | ; R1 -> I/O Packet
637 | ; R4 -> SCB
638 | ; R5 -> UCB
639 | ;
640 | ;
641 | ;
642 | ;
643 | ;
644 | ;
645 | ;
646 | ;
647 | ;
648 | ;
649 | ;
650 | ;
651 | ;
652 | ;
653 | ;
654 | ;
655 | ;
656 | ;
657 | ;
658 | ;
659 | ;
660 | ;
661 | ;
662 | ;
663 | ;
664 | ;
665 | ;
666 | ;
667 | ;
668 | ;
669 | ;
670 | ;
671 | ;
672 | ;
673 | ;
674 | ;
675 | ;
676 | ;
677 | ;
678 | ;
679 | ;
680 | ;
681 | ;
682 | ;
683 | ;
684 | ;
685 | ;
686 | ;
687 | ;
688 | ;
689 | ;
690 | ;
691 | ;
692 | ;
693 | ;
694 | ;
695 | ;
696 | ;
697 | ;
698 | ;
699 | ;
700 | ;
701 | ;
702 | ;
703 | ;
704 | ;
705 | ;
706 | ;
707 | ;
708 | ;
709 | ;
710 | ;
711 | ;
712 | ;
713 | ;
714 | ;
715 | ;
716 | ;
717 | ;
718 | ;
719 | ;
720 | ;
721 | ;
722 | ;
723 | ;
724 | ;
725 | ;
726 | ;
727 | ;
728 | ;
729 | ;
730 | ;
731 | ;
732 | ;
733 | ;
734 | ;
735 | ;
736 | ;
737 | ;
738 | ;
739 | ;
740 | ;
741 | ;
742 | ;
743 | ;
744 | ;
745 | ;
746 | ;
747 | ;
748 | ;
749 | ;
750 | ;
751 | ;
752 | ;
753 | ;
754 | ;
755 | ;
756 | ;
757 | ;
758 | ;
759 | ;
760 | ;
761 | ;
762 | ;
763 | ;
764 | ;
765 | ;
766 | ;
767 | ;
768 | ;
769 | ;
770 | ;
771 | ;
772 | ;
773 | ;
774 | ;
775 | ;
776 | ;
777 | ;
778 | ;
779 | ;
780 | ;
781 | ;
782 | ;
783 | ;
784 | ;
785 | ;
786 | ;
787 | ;
788 | ;
789 | ;
790 | ;
791 | ;
792 | ;
793 | ;
794 | ;
795 | ;
796 | ;
797 | ;
798 | ;
799 | ;
800 | ;
801 | ;
802 | ;
803 | ;
804 | ;
805 | ;
806 | ;
807 | ;
808 | ;
809 | ;
810 | ;
811 | ;
812 | ;
813 | ;
814 | ;
815 | ;
816 | ;
817 | ;
818 | ;
819 | ;
820 | ;
821 | ;
822 | ;
823 | ;
824 | ;
825 | ;
826 | ;
827 | ;
828 | ;
829 | ;
830 | ;
831 | ;
832 | ;
833 | ;
834 | ;
835 | ;
836 | ;
837 | ;
838 | ;
839 | ;
840 | ;
841 | ;
842 | ;
843 | ;
844 | ;
845 | ;
846 | ;
847 | ;
848 | ;
849 | ;
850 | ;
851 | ;
852 | ;
853 | ;
854 | ;
855 | ;
856 | ;
857 | ;
858 | ;
859 | ;
860 | ;
861 | ;
862 | ;
863 | ;
864 | ;
865 | ;
866 | ;
867 | ;
868 | ;
869 | ;
870 | ;
871 | ;
872 | ;
873 | ;
874 | ;
875 | ;
876 | ;
877 | ;
878 | ;
879 | ;
880 | ;
881 | ;
882 | ;
883 | ;
884 | ;
885 | ;
886 | ;
887 | ;
888 | ;
889 | ;
890 | ;
891 | ;
892 | ;
893 | ;
894 | ;
895 | ;
896 | ;
897 | ;
898 | ;
899 | ;
900 | ;
901 | ;
902 | ;
903 | ;
904 | ;
905 | ;
906 | ;
907 | ;
908 | ;
909 | ;
910 | ;
911 | ;
912 | ;
913 | ;
914 | ;
915 | ;
916 | ;
917 | ;
918 | ;
919 | ;
920 | ;
921 | ;
922 | ;
923 | ;
924 | ;
925 | ;
926 | ;
927 | ;
928 | ;
929 | ;
930 | ;
931 | ;
932 | ;
933 | ;
934 | ;
935 | ;
936 | ;
937 | ;
938 | ;
939 | ;
940 | ;
941 | ;
942 | ;
943 | ;
944 | ;
945 | ;
946 | ;
947 | ;
948 | ;
949 | ;
950 | ;
951 | ;
952 | ;
953 | ;
954 | ;
955 | ;
956 | ;
957 | ;
958 | ;
959 | ;
960 | ;
961 | ;
962 | ;
963 | ;
964 | ;
965 | ;
966 | ;
967 | ;
968 | ;
969 | ;
970 | ;
971 | ;
972 | ;
973 | ;
974 | ;
975 | ;
976 | ;
977 | ;
978 | ;
979 | ;
980 | ;
981 | ;
982 | ;
983 | ;
984 | ;
985 | ;
986 | ;
987 | ;
988 | ;
989 | ;
990 | ;
991 | ;
992 | ;
993 | ;
994 | ;
995 | ;
996 | ;
997 | ;
998 | ;
999 | ;
1000 | ;

```

B-15

686 DEVICE DRIVER MAJOR ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 17
687 1 DEBUG WRITE REQUEST

```

688      .sbtcl 1
689      ;
690      ;
691      ; Entry:
692      ; R1 -> I/O Packet
693      ; R4 -> SCB
694      ; R5 -> UCB
695      ;
696      40$:
697      jsr pc, setdbc
698      bcs 90$
699      br 45$
700
701      ; R2 -> Debug Channel Block
702      ; use common error exit
703      ; merge with common Write code
704
705      ;
706      ;
707      ;
708      ;
709      ;
710      ;
711      ;
712      ;
713      ;
714      ;
715      ;
716      ;
717      ;
718      ;
719      ;
720      ;
721      ;
722      ;
723      ;
724      ;
725      ;
726      ;
727      ;
728      ;
729      ;
730      ;
731      ;
732      ;
733      ;
734      ;
735      ;
736      ;
737      ;
738      ;
739      ;
740      ;
741      ;
742      ;

```

Write Request

```

709      .sbtcl 1
710      ;
711      ; Entry:
712      ; R1 -> I/O Packet
713      ; R4 -> SCB
714      ; R5 -> UCB
715      ;
716      41$:
717      jsr pc, setxrc
718      lcs 90$
719      br 45$
720
721      ; R2 -> Channel Block
722      ; Error code in R0
723      ; (fall into 45$)
724
725      ;
726      ;
727      ;
728      ;
729      ;
730      ;
731      ;
732      ;
733      ;
734      ;
735      ;
736      ;
737      ;
738      ;
739      ;
740      ;
741      ;
742      ;

```

Common Write Request Code

```

743      ;
744      ; R1 -> I/O Packet
745      ; R2 -> Channel Block
746      ; R4 -> SCB
747      ; R5 -> UCB
748      ;
749      45$:
750      ; add I/O Packet to write queue for this channel
751      mov r2, r0
752      add pc, qwr, r0
753      mov r2, -(sp)
754      CALL SQINSP
755      JSR PC, SQINSP
756      mov (sp), r2
757
758      ; Declare Write Request Event for this channel
759      mov c.wreq(r2), r0
760      mov hwRITE, r1
761      jsr pc, fca
762      mov r0, c.wreq(r2)
763
764      br 100$
765      ; lofin called at completion time, not now.
766
767      .sbtcl 1
768
769      ;
770      ;
771      ;
772      ;
773      ;
774      ;
775      ;
776      ;
777      ;
778      ;
779      ;
780      ;
781      ;
782      ;
783      ;
784      ;
785      ;
786      ;
787      ;
788      ;
789      ;
790      ;
791      ;
792      ;
793      ;
794      ;
795      ;
796      ;
797      ;
798      ;
799      ;
800      ;
801      ;
802      ;
803      ;
804      ;
805      ;
806      ;
807      ;
808      ;
809      ;
810      ;
811      ;
812      ;

```

```

742 DEVICE DRIVER MAJOR ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 18
743 | COMMON QIO REQUEST EXIT CODE
744 |
745 | .sbtcl | Common QIO Request Exit Code
746 | ;
747 | ; Return Success Code
748 | ;
749 | 80$:
750 | 5 001612 012700 000001
751 | 7 mov #1,r0
752 | 8 br 90$
753 | 9 ; (fall into 90$)
754 | 10
755 | 11
756 | 12
757 | 13
758 | 14
759 | 15 001616
760 | 16 001616 010103
761 | 17 001620 005001
762 | 18 001622
763 | 19 001622 004767 000000
764 | 20
765 | 21
766 | 22
767 | 23
768 | 24 001626 000207
769 | 25
770 | 26
771 |
772 | .sbtcl |

```

; RJ->I/O Packet addr
 ; byte count (=0 for error)
 ; (fall into 100\$)

; QIO Request Routine Exit
 100\$: rts pc

```

772 DEVICE DRIVER MAJOR ROUTINES
773 | CANCEL I/O
774
775 1
776 2
777 3
778 4
779 5
780 6
781 7
782 8
783 9
784 10
785 11
786 12
787 13
788 14
789 15
790 16
791 17
792 18
793 19
794 20
795 21
796 22
797 23
798 24
799 25
800 26
801 27
802 28
803 29
804 30
805 31
806

```

MACRO V04.00 25-AUG-82 17:30:56 PAGE 19

```

      .sbtcl |      Cancel I/O
      ;
      ; Abort all waiting I/O for this task, perform an implicit DISCONNECT
      ; for every data path owned by this task, and schedule an abort sweep
      ; for this controller.
      ;
      ; Entry:
      ;       Device Interrupts locked out.
      ;       R1 ->TCB
      ;       R3 = Controller Index
      ;       R4 ->SCB
      ;       R5 ->UCB
      ;
      ; R1, R4      ; R4 = TCB address
      ; R3 ->routine
      ; scan all channels
      ;
      (RMV)AN:      mov      r1,r4
      mov      #10000,r3
      jsr      pc,do4all
      rts      pc

```

Device Timeout

```

      .sbtcl |
      .sbtcl |
      unlno:      rts      pc      ; **** UNUSED ****

```

```

      .sbtcl |
      .sbtcl |
      .title XQ/CP PSA
      .sbtcl | RSX-11M XQ/CP Device Driver Protocol Finite State Automaton

```

```

806 XQ/CP FSA      MACRO V04.00 25-AUG-82 17:30:56 PAGE 20
807 |             FINITE STATE AUTOMATON STATE TRANSITION DRIVER
808 |
809 |             .sbt1 |             Finite State Automaton State Transition Driver
810 |             .sbt1 |             fsa - execute state routine indexed by event
811 |             ;
812 |             ;
813 |             ; Entry:
814 |             ;             R0 -> State Transition Subtable
815 |             ;             R1 = Event Code Number
816 |             ;
817 |             ; Exit:
818 |             ;             R0 -> New State Transition Subtable
819 |             ;
820 |             fsa:
821 |             ; Preserve registers
822 |             mov     r5,-(sp)
823 |             mov     r4,-(sp)
824 |             mov     r3,-(sp)
825 |             mov     r2,-(sp)
826 |             ; Convert event code to routine address pointer
827 |             add     r1,r1
828 |             add     r1,r1
829 |             ; service the event
830 |             mov     (r0)+,-(sp)
831 |             jar     pc,(R0)+
832 |             mov     (sp)+,r0
833 |             ; Save new state value
834 |             ; call routine
835 |             ; return new state value
836 |             ; Restore caller's registers
837 |             mov     (sp)+,r2
838 |             mov     (sp)+,r3
839 |             mov     (sp)+,r4
840 |             mov     (sp)+,r5
841 |             ignore: rta     pc

```



```

841 NO/CP FSA      MACRO V04.00  25-AUG-82 17:30:56 PAGE 21
842 | READ STATE TABLES
843 |
844 | 1
845 | 2
846 | 3 001704 001774' 002154'
847 | 4 001710 001740' 002170'
848 | 5 001714 002064' 002552'
849 | 6 001720 001704' 002570'
850 | 7 001724 002064' 002552'
851 | 8 001730 000001 003132'
852 | 9 001734 000002 005132'
853 | 10
854 | 11
855 | 12 001740 002030' 002224'
856 | 13 001744 002064' 002552'
857 | 14 001750 002120' 002552'
858 | 15 001754 001704' 002570'
859 | 16 001760 002064' 002552'
860 | 17 001764 000003 005132'
861 | 18 001770 000004 005132'
862 | 19
863 | 20
864 | 21 001774 001774' 001702'
865 | 22 002000 002030' 002270'
866 | 23 002004 002120' 002552'
867 | 24 002010 001704' 002522'
868 | 25 002014 002120' 002552'
869 | 26 002020 000005 005132'
870 | 27 002024 000006 005132'
871 | 28
872 | 29
873 | 30 002030 002030' 001702'
874 | 31 002034 002120' 002552'
875 | 32 002040 002120' 002552'
876 | 33 002044 001704' 002522'
877 | 34 002050 002120' 002552'
878 | 35 002054 001774' 002352'
879 | 36 002060 001704' 002404'
880 | 37
881 | 38
882 | 39 002064 002120' 001702'
883 | 40 002070 002064' 001702'
884 | 41 002074 002120' 001702'
885 | 42 002100 002064' 002570'
886 | 43 002104 001704' 001702'
887 | 44 002110 002064' 001702'
888 | 45 002114 002064' 001702'
889 | 46
890 | 47
891 | 48 002120 002120' 001702'
892 | 49 002124 002120' 001702'
893 | 50 002130 002120' 001702'
894 | 51 002134 002120' 002570'
895 | 52 002140 001704' 002540'
896 | 53 002144 002120' 001702'
897 | 54 002150 002120' 001702'
898 | 55

```

```

      .subttl | Read State Tables
      | (Wait for Read or RTS)
      rdidle: .word rtswait, idlrtd
      .word rdapn, idlrtd
      .word rdidle, rdsaba
      .word rdapn, rdsaba
      .word 1, die
      .word 2, die

      | (Read Wait)
      rdwait: .word rdlop, gotrd
      .word rdapn, rdsabo
      .word rdidle, rdsaba
      .word rdapn, rdsabo
      .word 3, die
      .word 4, die

      | (RTS Wait)
      rtswait: .word rtswait, ignore
      .word rdlop, gotrts
      .word rdapn, rdsabo
      .word rdidle, rdabort
      .word rdapn, rdsabo
      .word 5, die
      .word 6, die

      | (Read I/O in Progress)
      rdlop: .word rdlop, ignore
      .word rdapn, rdsabo
      .word rdapn, rdsabo
      .word rdidle, rdabort
      .word rdapn, rdsabo
      .word rtswait, rmore
      .word rdidle, rloc

      | (Read Abort Pending, No Signal)
      rdapn: .word rdapn, ignore
      .word rdapn, ignore
      .word rdapn, ignore
      .word rdapn, rdsaba
      .word rdidle, ignore
      .word rdapn, ignore
      .word rdapn, ignore

      | (Read Abort Pending and Signal)
      rdapn: .word rdapn, ignore
      .word rdapn, ignore
      .word rdapn, ignore
      .word rdapn, rdsaba
      .word rdidle, ignore
      .word rdapn, ignore
      .word rdapn, ignore

```

```

; *READ
; *RTS
; LOCAL ABORT
; REMOTE ABORT
; ABORT ACK
; MORE
; IOC

; *READ
; *RTS
; LOCAL ABORT
; REMOTE ABORT
; ABORT ACK
; MORE
; IOC

; *READ
; *RTS
; LOCAL ABORT
; REMOTE ABORT
; ABORT ACK
; MORE
; IOC

; *READ
; *RTS
; LOCAL ABORT
; REMOTE ABORT
; ABORT ACK
; MORE
; IOC

; *READ
; *RTS
; LOCAL ABORT
; REMOTE ABORT
; ABORT ACK
; MORE
; IOC

```

sgmnd.lst

899 56
900 57
901

Wed Aug 25 16:22:50 1982

.sbttl |
.sbttl | Finite State Automaton Read Routines

```

901 90/CP FSA      MACRO V04.00 25-AUG-82 17:30:56 PAGE 22
902 1 IDLERD - READ REQUEST WITH NO PENDING RTS
903
904 1 .sbtcl 1      idlerd - Read request with no pending RTS
905 2 ;
906 3 ; Copy count of desired bytes and clear received byte count
907 4 ;
908 5 ; Entry:
909 6 ; R2 ->Channel Block
910 7 ;
911 8 ; Exit:
912 9 ; R2 Preserved
913 10 002154
914 11 002154 016201 000010
915 12 002160 016161 000014
916 13 002166 000207
917 14
918 15
919 16
920 17
921 18
922 19
923 20
924 21
925 22
926 23
927 24
928 25
929 26
930 27 002170
931
932 28 ; copy user subfunction bits into channel block tag word
933 29 002170 004767 001364
934 30 002174 011100
935 31 002176 042700 177417
936 32 002202 042762 000360 000002
937 33 002210 050062 000002
938 34
939 35 ; note RTS byte count
940 36 002214 016162 000002 000004
941 37 002222 000207
942 38
943 39
944 40
945 41
946 42
947 43 ; gotrd - Read Request after previous RTS
948 44 ; Arbitrate byte count from previous RTS and send CTS
949 45 ; Entry:
950 46 ; R2 ->Channel Block
951 47 ;
952 48 ; Exit:
953 49 ; CTS message queued to transmitter
954 50 ;
955 51 ;
956 52 002224
957 53 ; note desired byte count and clear received byte count
958 54 002224 016161 000010
959 55 002226 016161 000014

```

xqmed.lst

959 56
960 57
961

Wed Aug 25 16:22:50 1982

1 arbitrate byte count

28

```

961 NO/CP FSA          MACRO V04.00  25-AUG-82 17:30:56 PAGE 22-1
962 |               CTRND - READ REQUEST AFTER PREVIOUS RTS
963
964      58 002236 016200 000004      mov     c...rts(r2),r0      ; get RTS byte count in R0
965      59 002242 016101 000034      mov     l...af(r1),r1      ; R1 = read request byte count
966      60 002246 004767 002562      jar     pc,calcabc      ; R1 = min(R0, R1)
967      61 002252 010162 000004      mov     r1,c...rts(r2)      ; remember actual byte count of transfer
968      62
969      63      ; Send CTS to other side
970      64 002256 012703 000000      mov     fp.cts,r3      ; R3 = Message Type
971      65 002262 004767 002052      jar     pc,snldrd      ; (byte count already in R1)
972      66 002266 000207
973      67
974      68
975      69
976      70
977      71
978      72
979      73
980      74
981      75
982      76
983      77
984      78
985      79
986      80 002270
987      81
988      82 002270 004767 003264      i copy   user subfunction bits into channel block tag word
989      83 002274 011100
990      84 002276 042700 177417      mov     fp,r0      ; R1 -> Receive Command Block
991      85 002302 042762 000360      blic     #OnSubbf,c...tag(r2)      ; isolate user subfunction bits
992      86 002310 050062 000002      blic     r0,c...tag(r2)      ; store them in prototype tag word
993      87
994      88      ; arbitrate byte count
995      89 002314 016100 000002      mov     2(r1),r0      ; R0 = RTS byte count
996      90 002320 016201 000010      mov     c...qd(r2),r1
997      91 002324 016101 000034      mov     l...af(r1),r1      ; R1 = read request byte count
998      92 002330 004767 002500      jar     pc,calcabc      ; select minimum
999      93 002334 010162 000004      mov     r1,c...rts(r2)      ; remember actual transfer byte count
1000      94
1001      95      ; Send CTS to other side
1002      96 002340 012703 000000      mov     fp.cts,r3      ; R3 = Message Type
1003      97 002344 004767 001770      jar     pc,snldrd      ; R1 already holds byte count
1004      98 002350 000207
1005      99
1006      100
1007      101
1008      102
1009      103
1010      104
1011      105
1012      106
1013      107
1014      108
1015      109 002352
1016      110 002352 016201 000010      rmore;     c...qd(r2),r1      ; R1 -> 1/D packet
1017      111 002356 016200 000004      mov     c...rts(r2),r0      ; R0 = transfer byte count
1018      112 002362 100001 000014      sub     r0,l...af(r1)      ; count down bytes to receive

```

Wed Aug 25 16:22:50 1982

xcpvrd.lst

1019	113 002366 060061 000026	add	r0,1...buf+2(r1) ; update buffer address
1020	114 002372 103003	bcc	10\$
1021			

```

1021 NO/CP FSA      MACRO V04.00 25-AUG-82 17:30:56 PAGE 22-2
1022 |           MORE - MORE DATA TO COME
1023
1024 115 002374 062761 000020 000024      add    #020,1..buf(r1) ; (18-bit format)
1025 116 002402 000207              10$: rts    pc
1026 117
1027 118
1028 119
1029 120
1030 121
1031 122
1032 123
1033 124
1034 125 002404
1035 126
1036 127 002404 010200
1037 128 002406 062700 000010
1038 129 002412 010246
1039 130 002414
1040 131 002414 004767 000000
1041 132 002420 103001
1042 133 002422
1043 134 002424 010103
1044 135 002426 012602
1045 136 002430 166261 000004 000034
1046 137
1047 138 002436 016200 000002
1048 139 002442 010001
1049 140 002444 042701 177417
1050 141 002450 000300
1051 142
1052 143
1053 144 002452 004767 003102
1054 145 002456 011101
1055 146 002460 042701 177770
1056 147 002464 022701 000003
1057 148 002470 001403
1058 149 002472 052700 000000
1059 150 002476 000402
1060 151 002500 052700 000000
1061 152 002504
1062 153
1063 154
1064 155 002504 016101 000010
1065 156 002510 166301 000014
1066 157 002514
1067 158 002514 004767 000000
1068 159
1069 160
1070 161
1071 162
1072 163
1073 164
1074 165
1075 166
1076 167
1077 168
1078 169
1079 170
1080 171
1081 172
1082 173
1083 174
1084 175
1085 176
1086 177
1087 178
1088 179
1089 180
1090 181
1091 182
1092 183
1093 184
1094 185
1095 186
1096 187
1097 188
1098 189
1099 190
1100 191
1101 192
1102 193
1103 194
1104 195
1105 196
1106 197
1107 198
1108 199
1109 200
1110 201
1111 202
1112 203
1113 204
1114 205
1115 206
1116 207
1117 208
1118 209
1119 210
1120 211
1121 212
1122 213
1123 214
1124 215
1125 216
1126 217
1127 218
1128 219
1129 220
1130 221
1131 222
1132 223
1133 224
1134 225
1135 226
1136 227
1137 228
1138 229
1139 230
1140 231
1141 232
1142 233
1143 234
1144 235
1145 236
1146 237
1147 238
1148 239
1149 240
1150 241
1151 242
1152 243
1153 244
1154 245
1155 246
1156 247
1157 248
1158 249
1159 250
1160 251
1161 252
1162 253
1163 254
1164 255
1165 256
1166 257
1167 258
1168 259
1169 260
1170 261
1171 262
1172 263
1173 264
1174 265
1175 266
1176 267
1177 268
1178 269
1179 270
1180 271
1181 272
1182 273
1183 274
1184 275
1185 276
1186 277
1187 278
1188 279
1189 280
1190 281
1191 282
1192 283
1193 284
1194 285
1195 286
1196 287
1197 288
1198 289
1199 290
1200 291
1201 292
1202 293
1203 294
1204 295
1205 296
1206 297
1207 298
1208 299
1209 300
1210 301
1211 302
1212 303
1213 304
1214 305
1215 306
1216 307
1217 308
1218 309
1219 310
1220 311
1221 312
1222 313
1223 314
1224 315
1225 316
1226 317
1227 318
1228 319
1229 320
1230 321
1231 322
1232 323
1233 324
1234 325
1235 326
1236 327
1237 328
1238 329
1239 330
1240 331
1241 332
1242 333
1243 334
1244 335
1245 336
1246 337
1247 338
1248 339
1249 340
1250 341
1251 342
1252 343
1253 344
1254 345
1255 346
1256 347
1257 348
1258 349
1259 350
1260 351
1261 352
1262 353
1263 354
1264 355
1265 356
1266 357
1267 358
1268 359
1269 360
1270 361
1271 362
1272 363
1273 364
1274 365
1275 366
1276 367
1277 368
1278 369
1279 370
1280 371
1281 372
1282 373
1283 374
1284 375
1285 376
1286 377
1287 378
1288 379
1289 380
1290 381
1291 382
1292 383
1293 384
1294 385
1295 386
1296 387
1297 388
1298 389
1299 390
1300 391
1301 392
1302 393
1303 394
1304 395
1305 396
1306 397
1307 398
1308 399
1309 400
1310 401
1311 402
1312 403
1313 404
1314 405
1315 406
1316 407
1317 408
1318 409
1319 410
1320 411
1321 412
1322 413
1323 414
1324 415
1325 416
1326 417
1327 418
1328 419
1329 420
1330 421
1331 422
1332 423
1333 424
1334 425
1335 426
1336 427
1337 428
1338 429
1339 430
1340 431
1341 432
1342 433
1343 434
1344 435
1345 436
1346 437
1347 438
1348 439
1349 440
1350 441
1351 442
1352 443
1353 444
1354 445
1355 446
1356 447
1357 448
1358 449
1359 450
1360 451
1361 452
1362 453
1363 454
1364 455
1365 456
1366 457
1367 458
1368 459
1369 460
1370 461
1371 462
1372 463
1373 464
1374 465
1375 466
1376 467
1377 468
1378 469
1379 470
1380 471
1381 472
1382 473
1383 474
1384 475
1385 476
1386 477
1387 478
1388 479
1389 480
1390 481
1391 482
1392 483
1393 484
1394 485
1395 486
1396 487
1397 488
1398 489
1399 490
1400 491
1401 492
1402 493
1403 494
1404 495
1405 496
1406 497
1407 498
1408 499
1409 500
1410 501
1411 502
1412 503
1413 504
1414 505
1415 506
1416 507
1417 508
1418 509
1419 510
1420 511
1421 512
1422 513
1423 514
1424 515
1425 516
1426 517
1427 518
1428 519
1429 520
1430 521
1431 522
1432 523
1433 524
1434 525
1435 526
1436 527
1437 528
1438 529
1439 530
1440 531
1441 532
1442 533
1443 534
1444 535
1445 536
1446 537
1447 538
1448 539
1449 540
1450 541
1451 542
1452 543
1453 544
1454 545
1455 546
1456 547
1457 548
1458 549
1459 550
1460 551
1461 552
1462 553
1463 554
1464 555
1465 556
1466 557
1467 558
1468 559
1469 560
1470 561
1471 562
1472 563
1473 564
1474 565
1475 566
1476 567
1477 568
1478 569
1479 570
1480 571
1481 572
1482 573
1483 574
1484 575
1485 576
1486 577
1487 578
1488 579
1489 580
1490 581
1491 582
1492 583
1493 584
1494 585
1495 586
1496 587
1497 588
1498 589
1499 590
1500 591
1501 592
1502 593
1503 594
1504 595
1505 596
1506 597
1507 598
1508 599
1509 600
1510 601
1511 602
1512 603
1513 604
1514 605
1515 606
1516 607
1517 608
1518 609
1519 610
1520 611
1521 612
1522 613
1523 614
1524 615
1525 616
1526 617
1527 618
1528 619
1529 620
1530 621
1531 622
1532 623
1533 624
1534 625
1535 626
1536 627
1537 628
1538 629
1539 630
1540 631
1541 632
1542 633
1543 634
1544 635
1545 636
1546 637
1547 638
1548 639
1549 640
1550 641
1551 642
1552 643
1553 644
1554 645
1555 646
1556 647
1557 648
1558 649
1559 650
1560 651
1561 652
1562 653
1563 654
1564 655
1565 656
1566 657
1567 658
1568 659
1569 660
1570 661
1571 662
1572 663
1573 664
1574 665
1575 666
1576 667
1577 668
1578 669
1579 670
1580 671
1581 672
1582 673
1583 674
1584 675
1585 676
1586 677
1587 678
1588 679
1589 680
1590 681
1591 682
1592 683
1593 684
1594 685
1595 686
1596 687
1597 688
1598 689
1599 690
1600 691
1601 692
1602 693
1603 694
1604 695
1605 696
1606 697
1607 698
1608 699
1609 700
1610 701
1611 702
1612 703
1613 704
1614 705
1615 706
1616 707
1617 708
1618 709
1619 710
1620 711
1621 712
1622 713
1623 714
1624 715
1625 716
1626 717
1627 718
1628 719
1629 720
1630 721
1631 722
1632 723
1633 724
1634 725
1635 726
1636 727
1637 728
1638 729
1639 730
1640 731
1641 732
1642 733
1643 734
1644 735
1645 736
1646 737
1647 738
1648 739
1649 740
1650 741
1651 742
1652 743
1653 744
1654 745
1655 746
1656 747
1657 748
1658 749
1659 750
1660 751
1661 752
1662 753
1663 754
1664 755
1665 756
1666 757
1667 758
1668 759
1669 760
1670 761
1671 762
1672 763
1673 764
1674 765
1675 766
1676 767
1677 768
1678 769
1679 770
1680 771
1681 772
1682 773
1683 774
1684 775
1685 776
1686 777
1687 778
1688 779
1689 780
1690 781
1691 782
1692 783
1693 784
1694 785
1695 786
1696 787
1697 788
1698 789
1699 790
1700 791
1701 792
1702 793
1703 794
1704 795
1705 796
1706 797
1707 798
1708 799
1709 800
1710 801
1711 802
1712 803
1713 804
1714 805
1715 806
1716 807
1717 808
1718 809
1719 810
1720 811
1721 812
1722 813
1723 814
1724 815
1725 816
1726 817
1727 818
1728 819
1729 820
1730 821
1731 822
1732 823
1733 824
1734 825
1735 826
1736 827
1737 828
1738 829
1739 830
1740 831
1741 832
1742 833
1743 834
1744 835
1745 836
1746 837
1747 838
1748 839
1749 840
1750 841
1751 842
1752 843
1753 844
1754 845
1755 846
1756 847
1757 848
1758 849
1759 850
1760 851
1761 852
1762 853
1763 854
1764 855
1765 856
1766 857
1767 858
1768 859
1769 860
1770 861
1771 862
1772 863
1773 864
1774 865
1775 866
1776 867
1777 868
1778 869
1779 870
1780 871
1781 872
1782 873
1783 874
1784 875
1785 876
1786 877
1787 878
1788 879
1789 880
1790 881
1791 882
1792 883
1793 884
1794 885
1795 886
1796 887
1797 888
1798 889
1799 890
1800 891
1801 892
1802 893
1803 894
1804 895
1805 896
1806 897
1807 898
1808 899
1809 900
1810 901
1811 902
1812 903
1813 904
1814 905
1815 906
1816 907
1817 908
1818 909
1819 910
1820 911
1821 912
1822 913
1823 914
1824 915
1825 916
1826 917
1827 918
1828 919
1829 920
1830 921
1831 922
1832 923
1833 924
1834 925
1835 926
1836 927
1837 928
1838 929
1839 930
1840 931
1841 932
1842 933
1843 934
1844 935
1845 936
1846 937
1847 938
1848 939
1849 940
1850 941
1851 942
1852 943
1853 944
1854 945
1855 946
1856 947
1857 948
1858 949
1859 950
1860 951
1861 952
1862 953
1863 954
1864 955
1865 956
1866 957
1867 958
1868 959
1869 960
1870 961
1871 962
1872 963
1873 964
1874 965
1875 966
1876 967
1877 968
1878 969
1879 970
1880 971
1881 972
1882 973
1883 974
1884 975
1885 976
1886 977
1887 978
1888 979
1889 980
1890 981
1891 982
1892 983
1893 984
1894 985
1895 986
1896 987
1897 988
1898 989
1899 990
1900 991
1901 992
1902 993
1903 994
1904 995
1905 996
1906 997
1907 998
1908 999
1909 1000
1910 1001
1911 1002
1912 1003
1913 1004
1914 1005
1915 1006
1916 1007
1917 1008
1918 1009
1919 1010
1920 1011
1921 1012
1922 1013
1923 1014
1924 1015
1925 1016
1926 1017
1927 1018
1928 1019
1929 1020
1930 1021
1931 1022
1932 1023
1933 1024
1934 1025
1935 1026
1936 1027
1937 1028
1938 1029
1939 1030
1940 1031
1941 1032
1942 1033
1943 1034
1944 1035
1945 1036
1946 1037
1947 1038
1948 1039
1949 1040
1950 1041
1951 1042
1952 1043
1953 1044
1954 1045
1955 1046
1956 1047
1957 1048
1958 1049
1959 1050
1960 1051
1961 1052
1962 1053
1963 1054
1964 1055
1965 1056
1966 1057
1967 1058
1968 1059
1969 1060
1970 1061
1971 1062
1972 1063
1973 1064
1974 1065
1975 1066
1976 1067
1977 1068
1978 1069
1979 1070
1980 1071
1981 1072
1982 1073
1983 1074
1984 1075
1985 1076
1986 1077
1987 1078
1988 1079
1989 1080
1990 1081
1991 1082
1992 1083
1993 1084
1994 1085
1995 1086
1996 1087
1997 1088
1998 1089
1999 1090
2000 1091
2001 1092
2002 1093
2003 1094
2004 1095
2005 1096
2006 1097
2007 1098
2008 1099
2009 1100
2010 1101
2011 1102
2012 1103
2013 1104
2014 1105
2015 1106
2016 1107
2017 1108
2018 1109
2019 1110
2020 1111
2021 1112
2022 1113
2023 1114
2024 1115
2025 1116
2026 1117
2027 1118
2028 1119
2029 1120
2030 1121
2031 1122
2032 1123
2033 1124
2034 1125
2035 1126
2036 1127
2037 1128
2038 1129
2039 1130
2040 1131
2041 1132
2042 1133
2043 1134
2044 1135
2045 1136
2046 1137
2047 1138
2048 1139
2049 1140
2050 1141
2051 1142
2052 1143
2053 1144
2054 1145
2055 1146
2056 1147
2057 1148
2058 1149
2059 1150
2060 1151
2061 1152
2062 1153
2063 1154
2064 1155
2065 1156
2066 1157
2067 1158
2068 1159
2069 1160
2070 1161
2071 1162
2072 1163
2073 1164
2074 1165
2075 1166
2076 1167
2077 1168
2078 1169
2079 1170
2080 1171
2081 1172
2082 1173
2083 1174
2084 1175
2085 1176
2086 1177
2087 1178
2088 1179
2089 1180
2090 1181
2091 1182
2092 1183
2093 1184
2094 1185
2095 1186
2096 1187
2097 1188
2098 1189
2099 1190
2100 1191
2101 1192
2102 1193
2103 1194
2104 1195
2105 1196
2106 1197
2107 1198
2108 1199
2109 1200
2110 1201
2111 1202
2112 1203
2113 1204
2114 1205
2115 1206
2116 1207
2117 1208
2118 1209
2119 1210
2120 1211
2121 1212
2122 1213
2123 1214
2124 1215
2125 1216
2126 1217
2127 1218
2128 1219
2129 1220
2130 1221
2131 1222
2132 1223
2133 1224
2134 1225
2135 1226
2136 1227
2137 1228
2138 1229
2139 1230
2140 1231
2141 1232
2142 1233
2143 1234
2144 1235
2145 1236
2146 1237
2147 1238
2148 1239
2149 1240
2150 1241
2151 1242
2152 1243
2153 1244
2154 1245
2155 1246
2156 1247
2157 1248
2158 1249
2159 1250
2160 1251
2161 1252
2162 1253
2163 1254
2164 1255
2165 1256
2166 1257
2167 1258
2168 1259
2169 1260
2170 1261
2171 1262
2172 1263
2173 1264
2174 1265
2175 1266
2176 1267
2177 1268
2178 1269
2179 1270
2180 1271
2181 1272
2182 1273
2183 1274
2184 1275
2185 1276
2186 1277
2187 1278
2188 1279
2189 1280
2190 1281
2191 1282
2192 1283
2193 1284
2194 1285
2195 1286
2196 1287
2197 1288
2198 1289
2199 1290
2200 1291
2201 1292
2202 1293
2203 1294
2204 1295
2205 1296
2206 1297
2207 1298
2208 1299
2209 1300
2210 1301
2211 1302
2212 1303
2213 1304
2214 1305
2215 1306
2216 1307
2217 1308
2218 1309
2219 1310
2220 1311
2221 1312
2222 1313
2223 1314
2224 1315
2225 1316
2226 1317
2227 1318
2228 1319
2229 1320
2230 1321
2231 1322
2232 1323
2233 1324
2234 1325
2235 1326
2236 1327
2237 1328
2238 1329
2239 1330
2240 1331
2241 1332
2242 1333
2243 1334
2244 1335
2245 1336
2246 1337
2247 1338
2248 1339
2249 1340
2250 1341
2251 1342
2252 1343
2253 1344
2254 1345
2255 1346
2256 1347
2257 1348
2258 1349
2259 1350
2260 1351
2261 1352
2262 1353
2263 1354
2264 1355
2265 1356
2266 1357
2267 1358
2268 1359
2269 1360
2270 1361
2271 1362
2272 1363
2273 1364
2274 1365
```

sqmcd.lst

1079 168 002522
1080 169
1081

Wed Aug 25 16:22:50 1982

rdabort:
; send abort ACK and abort all I/O Packets


```

1081      MO/CP FSA      MACRO V04.00  25-AUG-82 17:30:56 PAGE 22-3
1082      |      ROMABORT - RECEIVED REMOTE READ ABORT
1083      |
1084      |      170 002522 004767 000042      jsr    pc,rdsaba
1085      |      171 002526 012700 000010      mov    pc,.qrd,r0
1086      |      172 002532 004767 002212      jsr    pc,drain
1087      |      173 002536 000207              rts     pc
1088      |      174
1089      |      175
1090      |      176
1091      |      177
1092      |      178
1093      |      179
1094      |      180
1095      |      181
1096      |      182 002540 012700 000010      mov    pc,.qrd,r0
1097      |      183 002540 004767 002220      jsr    pc,drain
1098      |      184 002544 004767 002220      rts     pc
1099      |      185 002550 000207
1100      |      186
1101      |      187
1102      |      188
1103      |      189
1104      |      190
1105      |      191
1106      |      192
1107      |      193
1108      |      194
1109      |      195
1110      |      196
1111      |      197 002552
1112      |      198
1113      |      199 002552 005000
1114      |      200 002554 005001      clr     r0
1115      |      201 002556 012703 000004      mov    pc,abort,rj      ; RJ = message code
1116      |      202 002562 004767 001552      jsr    pc,shldr
1117      |      203 002566 000207      rts     pc
1118      |      204
1119      |      205
1120      |      206
1121      |      207
1122      |      208
1123      |      209
1124      |      210
1125      |      211
1126      |      212
1127      |      213
1128      |      214
1129      |      215 002570 005000
1130      |      216 002570 005001      clr     r0
1131      |      217 002572 005001      clr     r1
1132      |      218 002574 012703 000005      mov    pc,back,rj
1133      |      219 002600 004767 001534      jsr    pc,mldr
1134      |      220 002604 000207      rts     pc
1135      |

```

```

      .sbtcl |      rraps - finish up read abort
      |
      |      Entry:
      |      R2 ->Channel Block
      |
      |      rraps:
      |      mov    pc,.qrd,r0
      |      jsr    pc,drain
      |      rts     pc

```

```

      .sbtcl |      rdsabo - Send Read Abort
      |
      |      Entry:
      |      R2 ->Channel Block
      |
      |      Exit:
      |      (FSA preserves)
      |
      |      rdsabo:
      |      Send Abort to other side
      |      clr     r0
      |      mov    pc,abort,rj      ; RJ = message code
      |      jsr    pc,shldr
      |      rts     pc

```

```

      .sbtcl |      rdsaba - Send Read Abort ACK
      |
      |      Entry:
      |      R2 ->Channel Block
      |
      |      Exit:
      |      (FSA preserves)
      |
      |      rdsaba:
      |      clr     r0
      |      clr     r1
      |      mov    pc,back,rj
      |      jsr    pc,mldr
      |      rts     pc

```

```

1135 NO/CP FSA MACRO VIA.00 25-AUG-82 17:30:56 PAGE 23
1136 |
1137 |
1138 |
1139 |
1140 |
1141 |
1142 |
1143 |
1144 |
1145 |
1146 |
1147 |
1148 |
1149 |
1150 |
1151 |
1152 |
1153 |
1154 |
1155 |
1156 |
1157 |
1158 |
1159 |
1160 |
1161 |
1162 |
1163 |
1164 |
1165 |
1166 |
1167 |
1168 |
1169 |
1170 |
1171 |
1172 |
1173 |
1174 |
1175 |
1176 |
1177 |
1178 |
1179 |
1180 |
1181 |
1182 |
1183 |
1184 |
1185 |
1186 |
1187 |
1188 |

1
2
3
4 002606 002642' 003022'
5 002612 002732' 003302'
6 002616 002766' 003302'
7 002622 002606' 003320'
8 002626 002732' 003302'
9 002632 000007 005132'
10 002636 000010 005132'
11
12
13 002642 002642' 001702'
14 002646 002676' 003056'
15 002652 002766' 003302'
16 002656 002606' 003252'
17 002662 002766' 003302'
18 002666 000011 005132'
19 002672 000012 005132'
20
21
22 002676 002676' 001702'
23 002702 002766' 003302'
24 002706 002766' 003302'
25 002712 002606' 003252'
26 002716 002766' 003302'
27 002722 002642' 003136'
28 002726 002606' 003210'
29
30
31 002732 002766' 001702'
32 002736 002732' 001702'
33 002742 002766' 001702'
34 002746 002732' 003320'
35 002752 002606' 001702'
36 002756 002732' 001702'
37 002762 002732' 001702'
38
39
40 002766 002766' 001702'
41 002772 002766' 001702'
42 002776 002766' 001702'
43 003002 002766' 003320'
44 003006 002606' 003270'
45 003012 002766' 001702'
46 003016 002766' 001702'
47
48
49
50

.sbtcl |
.sbtcl |
| (Wait for Write Request)
| wrwait: .word CTSwait, gotwr
| .word wraps, wrsabo
| .word wraps, wrsabo
| .word wrwait, wrsaba
| .word wrwait, wrsabo
| .word 7, die
| .word 10, die
|
| (Wait for Clear-to-Send)
| CTSwait: .word CTSwait, ignore
| .word wrlop, gotCTS
| .word wraps, wrsabo
| .word wrwait, wrsabo
| .word wraps, wrsabo
| .word 11, die
| .word 12, die
|
| (Write I/O In Progress)
| wrlop: .word wrlop, ignore
| .word wraps, wrsabo
| .word wraps, wrsabo
| .word wrwait, wrsabo
| .word wraps, wrsabo
| .word CTSwait, wmore
| .word wrwait, wloc
|
| (Write Abort Pending, No Signal)
| wrapn: .word wraps, ignore
| .word wrapn, ignore
| .word wraps, ignore
| .word wrapn, wrsaba
| .word wrwait, ignore
| .word wrapn, ignore
| .word wrapn, ignore
|
| (Write Abort Pending and Signal)
| wraps: .word wraps, ignore
| .word wraps, ignore
| .word wraps, ignore
| .word wraps, wrsaba
| .word wrwait, wrabort
| .word wraps, ignore
| .word wraps, ignore
|
| Title FSA Write Rout Inn
| .sbtcl |
| Finite State Automation Write Rout Inn

```

1188

1189

1190

1191

1192

1193

1194

1195

1196

1197

1198

1199

1200

1201

1202

1203

1204

1205

1206

1207

1208

1209

1210

1211

1212

1213

1214

1215

1216

1217

1218

1219

1220

1221

1222

1223

1224

1225

1226

1227

1228

1229

1230

1231

1232

1233

1234

1235

1236

1237

1238

1239

1240

1241

1242

1243

1244

1245

1246

1247

1248

1249

1250

1251

1252

1253

1254

1255

1256

1257

1258

1259

1260

1261

1262

1263

1264

1265

1266

1267

1268

1269

1270

1271

1272

1273

1274

1275

1276

1277

1278

1279

1280

1281

1282

1283

1284

1285

1286

1287

1288

1289

1290

1291

1292

1293

1294

1295

1296

1297

1298

1299

1300

1301

1302

1303

1304

1305

1306

1307

1308

1309

1310

1311

1312

1313

1314

1315

1316

1317

1318

1319

1320

1321

1322

1323

1324

1325

1326

1327

1328

1329

1330

1331

1332

1333

1334

1335

1336

1337

1338

1339

1340

1341

1342

1343

1344

1345

1346

1347

1348

1349

1350

1351

1352

1353

1354

1355

1356

1357

1358

1359

1360

1361

1362

1363

1364

1365

1366

1367

1368

1369

1370

1371

1372

1373

1374

1375

1376

1377

1378

1379

1380

1381

1382

1383

1384

1385

1386

1387

1388

1389

1390

1391

1392

1393

1394

1395

1396

1397

1398

1399

1400

1401

1402

1403

1404

1405

1406

1407

1408

1409

1410

1411

1412

1413

1414

1415

1416

1417

1418

1419

1420

1421

1422

1423

1424

1425

1426

1427

1428

1429

1430

1431

1432

1433

1434

1435

1436

1437

1438

1439

1440

1441

1442

1443

1444

1445

1446

1447

1448

1449

1450

1451

1452

1453

1454

1455

1456

1457

1458

1459

1460

1461

1462

1463

1464

1465

1466

1467

1468

1469

1470

1471

1472

1473

1474

1475

1476

1477

1478

1479

1480

1481

1482

1483

1484

1485

1486

Wed Aug 25 16:22:50 1982

u.p.m.d.1st

1246 56 003160 062761 000020 000024 add #020,i..buf(r1) ; (18-bit format)
1247 57 003166 10\$;
1248

B-32

xymd.lst

1306 111
1307 112
1308

Wed Aug 25 16:22:50 1982

38

B-34

B-35

signed.lst

Wed Aug 25 16:22:50 1982

41

```
1402 FSA WRITE ROUTINES      MACRO V04.00 25-AUG-82 17:30:56 PAGE 26
1403 |
1404 |
1405 |
1406 |
1407 |
1408 |
1409 |
1410 |
1411 |
1412 |
1413 |
1414 |
1415 |
1416 |
1417 |
1418 |

1      .sbttl | Receiver State Tables
2      ; (Ready to Receive a Command)
3      rcmd: .word rcmd, rcvcom
4      003456 003456' 003476'
5      003462 003466' 003576'
6
7      ; (Receive User Data)
8      rcdata: .word l3, die
9      003466 000011 005132'
10     003472 003456' 003634'
11
12     .sbttl |
13     .title FSA Receiver Routines
14     .sbttl | Finite State Automaton Receiver Routines
```

B-37

B-38

1480 FSA RECEIVER ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 29
1481 |
1482 |

1483 |
1484 |
1485 |
1486 |
1487 |
1488 |
1489 |
1490 |
1491 |
1492 |
1493 |
1494 |
1495 |
1496 |
1497 |
1498 |
1499 |
1500 |
1501 |
1502 |
1503 |
1504 |
1505 |
1506 |
1507 |
1508 |
1509 |
1510 |
1511 |
1512 |
1513 |
1514 |
1515 |
1516 |
1517 |
1518 |
1519 |
1520 |
1521 |

```

1      .start |          rcvdat - process user data message
2      |
3      |          Data Message Received.
4      |
5      |          Entry:
6      |          Command still in receive block
7      |          user data in user buffer
8      |
9      |          Exit:
10     |          (FSA presaves)
11     |          rcvdat:
12     |          ; set status code from byte count and/or command type
13     |          ; R1 ->Receive Block
14     |          ; R2 ->Channel Block
15     |          ; R3 = byte count for later end test
16     |          ; assume END
17     |          ; sender said end?
18     |          ; that settle it!
19     |          ; (R2 ->I/O Packet)
20     |          ; or byte count fulfilled?
21     |          ; likewise means end
22     |          255: mov (ep),r2
23     |          ; declare the event
24     |          mov c..rsw(r2),r0
25     |          ; Load regs and receive next command into pool block
26     |          ; R0 = byte count
27     |          ; R1 ->Receive Command Block
28     |          ; R2 = Extended Address Bits
29     |          ; start the hardware
30     |          ;
31     |          .start |
32     |          |
33     |          |
34     |          |
35     |          |
36     |          |
37     |          |
38     |          |

```

```

1521 FSA RECEIVER ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 10
1522 | TRANSMIT INTERRUPT SERVICE ROUTINE
1523 |
1524 | .sbtcl | Transmit Interrupt Service Routine
1525 |
1526 | ; Transmit Interrupt Service Routine
1527 |
1528 | $unout::
1529 |
1530 | INTSV$ un,PR4,1
1531 | jsc pc,frkout
1532 | CALL $FORK1
1533 | JSR PC,$FORK1
1534 |
1535 | ; handle 64K boundary
1536 | mov wbcx,rs,r0
1537 | beq 10$
1538 | clc r1
1539 | mov @bxcar,r2
1540 | blic #C060,r2
1541 | add #020,r2
1542 | jsc pc,xmt
1543 | bc 100$
1544 |
1545 | 10$:
1546 |
1547 | ; Declare I/O Completion Event
1548 | mov xstate,r0
1549 | mov $XMTIOC,r1
1550 | jsc pc,fsa
1551 | mov r0,xstate
1552 |
1553 | ; check for more to do
1554 | cmp putter,taker
1555 | beq 100$
1556 |
1557 | ; determine event code from message type
1558 | mov $XMTDFE,r1
1559 | mov $taker,r0
1560 | blic $msmtyp,r0
1561 | cmp $p.df,r0
1562 | beq 20$
1563 | cmp $p.dfe,r0
1564 | beq 20$
1565 | mov $XMTCHD,r1
1566 |
1567 | 20$:
1568 | ; declare the message event
1569 | mov xstate,r0
1570 | jsc pc,fsa
1571 | mov r0,xstate
1572 | 100$: rta pc

```

Wed Aug 25 16:22:50 1982

signed.lst

```

1572 FSA RECEIVER ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 31
1573 |
1574
1575 1 .sbt1 |
1576 2 .sbt1 | Transmitter State Tables
1577 3 ; (Idle, Ready for work)
1578 4 004110 004124' 004170' ; XMTOMD
1579 5 004114 004140' 004170' ; XMTDFE
1580 6 004120 000014 005132' ; XMTIOC
1581 7
1582 8 ; (Command I/O Pending)
1583 9 004124 004124' 001702' ; XMTOMD
1584 10 004130 004124' 001702' ; XMTDFE
1585 11 004134 004110' 001702' ; XMTIOC
1586 12
1587 13 ; (Data Follows Command I/O Pending)
1588 14 004140 004140' 001702' ; XMTOMD
1589 15 004144 004140' 001702' ; XMTDFE
1590 16 004150 004154' 004226' ; XMTIOC
1591 17
1592 18 ; (User Data I/O Pending)
1593 19 004154 004154' 001702' ; XMTOMD
1594 20 004160 004154' 001702' ; XMTDFE
1595 21 004164 004110' 004264' ; XMTIOC
1596 22
1597 23
1598 24 .title FSA Transmitter Routines
1599 .sbt1 | Finite State Automaton Transmitter Routines

```

```

1599 FSA TRANSMITTER ROUTINES      MACRO 004.00 25-AUG-82 17:30:56 PAGE 32
1600 1  CHDIFE - SEND PROTOCOL COMMAND MESSAGE
1601
1602 1  .sbtcl 1      chdife - send protocol command message
1603 2  ;
1604 3  ; Entry:
1605 4  ; Command must already be in circle-queue
1606 5  ;
1607 6  ; Exit:
1608 7  ; (FSA preserves)
1609 8 004170
1610 9
1611 10 004170 004767 001372
1612 11 004174 004767 000376
1613 12 004200 010011
1614 13 004202 004767 000370
1615 14 004206 010061 000002
1616 15
1617 16
1618 17 004212 012700 000004
1619 18 004216 005002
1620 19 004220 004767 000452
1621 20 004224 000207
1622

```

```

1622 FSA TRANSMITTER ROUTINES
1623 |
1624 | XMTDAT - TRANSMIT USER DATA
1625 |
1626 |
1627 |
1628 |
1629 |
1630 |
1631 |
1632 |
1633 |
1634 |
1635 |
1636 |
1637 |
1638 |
1639 |
1640 |
1641 |

      1 .sbtcl |      xmtdat - transmit user data
      2 ;
      3 ;
      4 ;
      5 ;
      6 ;
      7 ;
      8 004226      004767 001334
      9 004226      004767 001254
     10 004232      004767 000002
     11 004236      016100 000002
     12 004242      016203 000016
     13 004246      016101 000026
     14 004252      016102 000024
     15 004256      004767 000414
     16 004262      000207

      XMTDAT:      jsr      pc, setxcb      ; R1 -> Transmit Control Block
                   jsr      pc, setint      ; R0 = Cmd code, R2 -> Channel Block
                   mov      2(r1), r0      ; R0 = Already Negotiated Byte Count
                   mov      c--, qwc(r2), r3 ; (R3 -> I/O Packet)
                   mov      l--, buf+2(r3), r1 ; R1 = User Buffer Address
                   mov      l--, buf(r3), r2 ; R2 = Extended Address Bits
                   jsr      pc, xmt        ; "light fuse, stand well back."
                   cts      pc

```



```

1641 FSA TRANSMITTER ROUTINES
1642 |
1643 | DATIOC - PROCESS WRITE COMPLETION
1644 |
1645 |
1646 |
1647 |
1648 |
1649 |
1650 |
1651 |
1652 |
1653 |
1654 |
1655 |
1656 |
1657 |
1658 |
1659 |
1660 |
1661 |
1662 |
1663 |
1664 |
1665 |
1666 |
1667 |
1668 |
1669 |
1670 |
1671 |
1672 |
1673 |
1674 |
1675 |
1676 |
1677 |

1      .sbtll |      datioc - process write completion
2      ;
3      ;      Entry:
4      ;      none
5      ;
6      ;      Exit:
7      ;      (FSA preserves)
8      004264
9      DATIOC:
10     ; Determine completion status
11     jsr pc.setxcdb
12     jsr pc.setint
13     mov 2(r1),r0
14     mov c..qwr(r2),r3
15     mov #IOC,r1
16     ; *** Begin - HCM 20-Jul-82 ***
17     tst l..xfr(r3)
18     beq 10$
19     cmp r0,l..xfr(r3)
20     ; bhis 10$
21     ; *** End - HCM 20-Jul-82 ***
22     mov MORE,r1
23     10$:
24     ; declare event
25     mov c..wsw(r2),r0
26     jsr pc.fsa
27     mov r0,c..wsw(r2)
28
29     rts pc
30
31     .title FSA Support Routines
32     .sbtll |
33     .sbtll | Finite State Automaton Support Routines

```

1677 FSA SUPPORT ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 35
1678 | SNOVD - SEND READ-CLASS MESSAGE

```
1679 | .sbtcl | snvrd - send read-class message
1680 |
1681 | Entry:
1682 | R1 = Byte Count or 0
1683 | R2 -> Channel Block
1684 | R3 = Message Type
1685 |
1686 | Exit:
1687 | (FSA Preserves)
1688 |
1689 | snvrd:
1690 | mov c,tag(r2),r0 ; (preserve debug channel flag)
1691 | bich r0,r0 ; insert message type
1692 | bis r3,r0 ; insert message type
1693 | jsc pc,snvrd
1694 | rts pc
1695 |
1696 |
1697 |
1698 |
1699 |
1700 |
1701 |
1702 |
1703 |
1704 |
1705 |
1706 |
1707 |
1708 |
1709 |
```

```
1710 | .sbtcl | snvwr - send write-class message
1711 |
1712 | Entry:
1713 | R0 = User Subfunction Bits
1714 | R1 = Byte Count or 0
1715 | R2 -> Channel Block
1716 | R3 = Message Type
1717 |
1718 | Exit:
1719 | (FSA Preserves)
1720 |
1721 | snvwr:
1722 | bich r0,r0 ; (preserve debug channel flag)
1723 | mov c,tag(r2),r0 ; insert message type
1724 | bich r0,r0 ; insert message type
1725 | bis r3,r0 ; set WRTIE channel
1726 | bich r0,r0 ; set WRTIE channel
1727 | jsc pc,snvwr
1728 | rts pc
1729 |
1730 |
1731 |
1732 |
1733 |
1734 |
```

```
1735 | .sbtcl | snvcmd - Send Protocol Command Message
1736 |
1737 | Entry:
1738 | R0 = LCN, User Subfunction Bits, Debug Channel Flag, & Message Type
1739 | R1 = Byte Count or 0
1740 |
1741 | Exit:
1742 | (FSA Preserves)
1743 |
1744 | snvcmd:
1745 | jsc pc,snvcmd
1746 | rts pc
1747 |
1748 |
1749 |
1750 |
1751 |
1752 |
1753 |
1754 |
1755 |
```

Wed Aug 25 16:22:50 1982

xcped.lst

1735	56	004422	004767	000104	jar	pc,putcoq
1736	57					
1737						

B-47

Wed Aug 25 16:22:50 1982

xcpmd.lst

1795	113 004532	010077	001164	mov	r0,0putter
1796	114 004536	062767	000002	add	02,putter
1797			001156		

```

1797 FSA SUPPORT ROUTINES      MACRO V04.00 25-AUG-82 17:30:56 PAGE 35-2
1798 PUTCQ - ADD WORD TO THE CIRCLE QUEUE
1799
1800      115 004544 026727 001152 007356*      cmp      putter,logqsize
1801      116 004552 001003                    bne      50$
1802      117 004554 012767 005726* 001140      mov      log,putter
1803      118 004562 026767 001134 001134 50$:   cmp      putter,taker
1804      119 004570 001001                    bne      100$
1805      120 004572      crash
1806      121 004574 000207                    100$:   rts      pc
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000

```

55

Wed Aug 25 16:22:50 1982

exped. list

1855 170 004674 000207
1856 171
1857

rts pc

kgmcl.lst

1915 227
1916 228
1917

Wed Aug 25 16:22:50 1982

; R0 = Queue Header Offset (c.grd, etc.)
; R2 ->Channel Block

57

1917 FSA SUPPORT ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 35-4
1918 | DRAIN - ABORT PENDING I/O
1919

```

1920      229 004770      mov     r2,-(sp)      ; preserve channel block pointer
1921      230 004770      add     r2,r0        ; R0 -> wait queue header
1922      231 004772      CALL    SQRRVP      ; point R1 at a waiting packet, if any
1923      232 004774      JSR     PC,SQRRVP
1924      233 005000      000000
1925      234 005000      bcs     20$          ; none left
1926      235 005004      mov     r0,-(sp)      ; save header pointer
1927      236 005010      010046      ; R0 = ABORT Condition code
1928      237 005012      010103      ; R3 -> I/O packet
1929      238 005014      010446      ; R1 = byte count (0 for abort)
1930      239 005016      CALL    $IOFIN      ; protect R4 from $IOFIN ...
1931      240 005022      JSR     PC,$IOFIN      ; abort this packet to user
1932      241 005024      012604      ; restore *SCB
1933      242 005026      000762      ; restore queue header pointer
1934      243      mov     r0,$          ; loop for next packet, if any
1935      244 005030      012602      ; restore channel block pointer
1936      245 005032      000207      pc
1937      246      mov     rts
1938
1939      20$:      mov     rts
1940
1941      247
1942      248
1943      249
1944      250
1945      251
1946      252
1947      253
1948      254
1949      255
1950      256
1951      257
1952      258 005034      cmp     r1,r0
1953      259 005036      blos    10$
1954      260 005040      mov     r0,r1
1955      261 005042      rts     pc
1956      262
1957      263
1958      264
1959      265
1960      266
1961      267
1962      268
1963      269
1964      270
1965      271
1966      272
1967      273
1968      274 005044      bics     r0,r0
1969      275 005046      dispatch p.rts,10$
1970      276 005050      dispatch p.rts,20$
1971      277 005056      dispatch p.abort,30$
1972      278 005064      dispatch p.abort,40$
1973      279 005072      crch     r0,r0
1974      280 005100      012602      ; something is VERY wrong
1975      281 005102      000000

```

Wed Aug 25 16:22:50 1982

u.p.m.v.l.list

1975	282 005106 000410	br	100\$
1976	283 005110 012701 000001	mov	0CTS,rl
1977			

xgmcd.lst

Wed Aug 25 16:22:50 1982

60

```
1977 FSA SUPPORT ROUTINES      MACRO V04.00 25-AUG-82 17:30:56 PAGE 35-5
1978 |      DECODE - CONVERT MESSAGE TYPE TO EVENT CODE
1979 |
1980 |      284 005114 000405      br 100$
1981 |      285 005116 012701 000003      30$: mov #ABORT,r1
1982 |      286 005122 000402      bc 100$
1983 |      287 005124 012701 000004      40$: mov #ABACK,r1
1984 |      288                                f  bc 100$      ; (fall into 100$)
1985 |      289 005130 000207      100$: rts pc
1986 |
1987 |
1988 |
1989 |
1990 |
1991 |
1992 |      .sbtcl |      die - illegal state/event trap
1993 |      ;
1994 |      ; die - illegal state/event trap
1995 |      ;
1996 |      die: CRASH
1997 |
1998 |
1999 |      .sbtcl |
2000 |      .title Common Channel Block Routines
      .sbtcl | Common Channel Block Routines
```

COMMON CHANNEL BLOCK ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 36
DOCALL - CALL ROUTINE FOR ALL CHANNEL BLOCKS

```

2000 1 .sbttl |
2001 2 |
2002 3 |
2003 4 |
2004 5 |
2005 6 |
2006 7 |
2007 8 |
2008 9 |
2009 10 |
2010 11 |
2011 12 |
2012 13 |
2013 14 |
2014 15 |
2015 16 |
2016 17 |
2017 18 |
2018 19 |
2019 20 |
2020 21 |
2021 22 |
2022 23 |
2023 24 |
2024 25 |
2025 26 |
2026 27 |
2027 28 |
2028 29 |
2029 30 |
2030 31 |
2031 32 |
2032 33 |
2033 34 |
2034 35 |
2035 36 |
2036 37 |
2037 38 |
2038 39 |
2039 40 |
2040 41 |
2041 42 |
2042 43 |
2043 44 |
2044 45 |
2045 46 |
2046 47 |
2047 48 |
2048 49 |
2049 50 |
2050 51 |
2051 52 |
2052 53 |
2053 54 |
2054 55 |
2055 56 |
2056 57 |
2057 58 |
2058 59 |
2059 60 |
2060 61 |
2061 62 |
2062 63 |
2063 64 |
2064 65 |
2065 66 |
2066 67 |
2067 68 |
2068 69 |
2069 70 |
2070 71 |
2071 72 |
2072 73 |
2073 74 |
2074 75 |
2075 76 |
2076 77 |
2077 78 |
2078 79 |
2079 80 |
2080 81 |
2081 82 |
2082 83 |
2083 84 |
2084 85 |
2085 86 |
2086 87 |
2087 88 |
2088 89 |
2089 90 |
2090 91 |
2091 92 |
2092 93 |
2093 94 |
2094 95 |
2095 96 |
2096 97 |
2097 98 |
2098 99 |
2099 100 |
2100 101 |
2101 102 |
2102 103 |
2103 104 |
2104 105 |
2105 106 |
2106 107 |
2107 108 |
2108 109 |
2109 110 |
2110 111 |
2111 112 |
2112 113 |
2113 114 |
2114 115 |
2115 116 |
2116 117 |
2117 118 |
2118 119 |
2119 120 |
2120 121 |
2121 122 |
2122 123 |
2123 124 |
2124 125 |
2125 126 |
2126 127 |
2127 128 |
2128 129 |
2129 130 |
2130 131 |
2131 132 |
2132 133 |
2133 134 |
2134 135 |
2135 136 |
2136 137 |
2137 138 |
2138 139 |
2139 140 |
2140 141 |
2141 142 |
2142 143 |
2143 144 |
2144 145 |
2145 146 |
2146 147 |
2147 148 |
2148 149 |
2149 150 |
2150 151 |
2151 152 |
2152 153 |
2153 154 |
2154 155 |
2155 156 |
2156 157 |
2157 158 |
2158 159 |
2159 160 |
2160 161 |
2161 162 |
2162 163 |
2163 164 |
2164 165 |
2165 166 |
2166 167 |
2167 168 |
2168 169 |
2169 170 |
2170 171 |
2171 172 |
2172 173 |
2173 174 |
2174 175 |
2175 176 |
2176 177 |
2177 178 |
2178 179 |
2179 180 |
2180 181 |
2181 182 |
2182 183 |
2183 184 |
2184 185 |
2185 186 |
2186 187 |
2187 188 |
2188 189 |
2189 190 |
2190 191 |
2191 192 |
2192 193 |
2193 194 |
2194 195 |
2195 196 |
2196 197 |
2197 198 |
2198 199 |
2199 200 |
2200 201 |
2201 202 |
2202 203 |
2203 204 |
2204 205 |
2205 206 |
2206 207 |
2207 208 |
2208 209 |
2209 210 |
2210 211 |
2211 212 |
2212 213 |
2213 214 |
2214 215 |
2215 216 |
2216 217 |
2217 218 |
2218 219 |
2219 220 |
2220 221 |
2221 222 |
2222 223 |
2223 224 |
2224 225 |
2225 226 |
2226 227 |
2227 228 |
2228 229 |
2229 230 |
2230 231 |
2231 232 |
2232 233 |
2233 234 |
2234 235 |
2235 236 |
2236 237 |
2237 238 |
2238 239 |
2239 240 |
2240 241 |
2241 242 |
2242 243 |
2243 244 |
2244 245 |
2245 246 |
2246 247 |
2247 248 |
2248 249 |
2249 250 |
2250 251 |
2251 252 |
2252 253 |
2253 254 |
2254 255 |
2255 256 |
2256 257 |
2257 258 |
2258 259 |
2259 260 |
2260 261 |
2261 262 |
2262 263 |
2263 264 |
2264 265 |
2265 266 |
2266 267 |
2267 268 |
2268 269 |
2269 270 |
2270 271 |
2271 272 |
2272 273 |
2273 274 |
2274 275 |
2275 276 |
2276 277 |
2277 278 |
2278 279 |
2279 280 |
2280 281 |
2281 282 |
2282 283 |
2283 284 |
2284 285 |
2285 286 |
2286 287 |
2287 288 |
2288 289 |
2289 290 |
2290 291 |
2291 292 |
2292 293 |
2293 294 |
2294 295 |
2295 296 |
2296 297 |
2297 298 |
2298 299 |
2299 300 |
2300 301 |
2301 302 |
2302 303 |
2303 304 |
2304 305 |
2305 306 |
2306 307 |
2307 308 |
2308 309 |
2309 310 |
2310 311 |
2311 312 |
2312 313 |
2313 314 |
2314 315 |
2315 316 |
2316 317 |
2317 318 |
2318 319 |
2319 320 |
2320 321 |
2321 322 |
2322 323 |
2323 324 |
2324 325 |
2325 326 |
2326 327 |
2327 328 |
2328 329 |
2329 330 |
2330 331 |
2331 332 |
2332 333 |
2333 334 |
2334 335 |
2335 336 |
2336 337 |
2337 338 |
2338 339 |
2339 340 |
2340 341 |
2341 342 |
2342 343 |
2343 344 |
2344 345 |
2345 346 |
2346 347 |
2347 348 |
2348 349 |
2349 350 |
2350 351 |
2351 352 |
2352 353 |
2353 354 |
2354 355 |
2355 356 |
2356 357 |
2357 358 |
2358 359 |
2359 360 |
2360 361 |
2361 362 |
2362 363 |
2363 364 |
2364 365 |
2365 366 |
2366 367 |
2367 368 |
2368 369 |
2369 370 |
2370 371 |
2371 372 |
2372 373 |
2373 374 |
2374 375 |
2375 376 |
2376 377 |
2377 378 |
2378 379 |
2379 380 |
2380 381 |
2381 382 |
2382 383 |
2383 384 |
2384 385 |
2385 386 |
2386 387 |
2387 388 |
2388 389 |
2389 390 |
2390 391 |
2391 392 |
2392 393 |
2393 394 |
2394 395 |
2395 396 |
2396 397 |
2397 398 |
2398 399 |
2399 400 |
2400 401 |
2401 402 |
2402 403 |
2403 404 |
2404 405 |
2405 406 |
2406 407 |
2407 408 |
2408 409 |
2409 410 |
2410 411 |
2411 412 |
2412 413 |
2413 414 |
2414 415 |
2415 416 |
2416 417 |
2417 418 |
2418 419 |
2419 420 |
2420 421 |
2421 422 |
2422 423 |
2423 424 |
2424 425 |
2425 426 |
2426 427 |
2427 428 |
2428 429 |
2429 430 |
2430 431 |
2431 432 |
2432 433 |
2433 434 |
2434 435 |
2435 436 |
2436 437 |
2437 438 |
2438 439 |
2439 440 |
2440 441 |
2441 442 |
2442 443 |
2443 444 |
2444 445 |
2445 446 |
2446 447 |
2447 448 |
2448 449 |
2449 450 |
2450 451 |
2451 452 |
2452 453 |
2453 454 |
2454 455 |
2455 456 |
2456 457 |
2457 458 |
2458 459 |
2459 460 |
2460 461 |
2461 462 |
2462 463 |
2463 464 |
2464 465 |
2465 466 |
2466 467 |
2467 468 |
2468 469 |
2469 470 |
2470 471 |
2471 472 |
2472 473 |
2473 474 |
2474 475 |
2475 476 |
2476 477 |
2477 478 |
2478 479 |
2479 480 |
2480 481 |
2481 482 |
2482 483 |
2483 484 |
2484 485 |
2485 486 |
2486 487 |
2487 488 |
2488 489 |
2489 490 |
2490 491 |
2491 492 |
2492 493 |
2493 494 |
2494 495 |
2495 496 |
2496 497 |
2497 498 |
2498 499 |
2499 500 |
2500 501 |
2501 502 |
2502 503 |
2503 504 |
2504 505 |
2505 506 |
2506 507 |
2507 508 |
2508 509 |
2509 510 |
2510 511 |
2511 512 |
2512 513 |
2513 514 |
2514 515 |
2515 516 |
2516 517 |
2517 518 |
2518 519 |
2519 520 |
2520 521 |
2521 522 |
2522 523 |
2523 524 |
2524 525 |
2525 526 |
2526 527 |
2527 528 |
2528 529 |
2529 530 |
2530 531 |
2531 532 |
2532 533 |
2533 534 |
2534 535 |
2535 536 |
2536 537 |
2537 538 |
2538 539 |
2539 540 |
2540 541 |
2541 542 |
2542 543 |
2543 544 |
2544 545 |
2545 546 |
2546 547 |
2547 548 |
2548 549 |
2549 550 |
2550 551 |
2551 552 |
2552 553 |
2553 554 |
2554 555 |
2555 556 |
2556 557 |
2557 558 |
2558 559 |
2559 560 |
2560 561 |
2561 562 |
2562 563 |
2563 564 |
2564 565 |
2565 566 |
2566 567 |
2567 568 |
2568 569 |
2569 570 |
2570 571 |
2571 572 |
2572 573 |
2573 574 |
2574 575 |
2575 576 |
2576 577 |
2577 578 |
2578 579 |
2579 580 |
2580 581 |
2581 582 |
2582 583 |
2583 584 |
2584 585 |
2585 586 |
2586 587 |
2587 588 |
2588 589 |
2589 590 |
2590 591 |
2591 592 |
2592 593 |
2593 594 |
2594 595 |
2595 596 |
2596 597 |
2597 598 |
2598 599 |
2599 600 |
2600 601 |
2601 602 |
2602 603 |
2603 604 |
2604 605 |
2605 606 |
2606 607 |
2607 608 |
2608 609 |
2609 610 |
2610 611 |
2611 612 |
2612 613 |
2613 614 |
2614 615 |
2615 616 |
2616 617 |
2617 618 |
2618 619 |
2619 620 |
2620 621 |
2621 622 |
2622 623 |
2623 624 |
2624 625 |
2625 626 |
2626 627 |
2627 628 |
2628 629 |
2629 630 |
2630 631 |
2631 632 |
2632 633 |
2633 634 |
2634 635 |
2635 636 |
2636 637 |
2637 638 |
2638 639 |
2639 640 |
2640 641 |
2641 642 |
2642 643 |
2643 644 |
2644 645 |
2645 646 |
2646 647 |
2647 648 |
2648 649 |
2649 650 |
2650 651 |
2651 652 |
2652 653 |
2653 654 |
2654 655 |
2655 656 |
2656 657 |
2657 658 |
2658 659 |
2659 660 |
2660 661 |
2661 662 |
2662 663 |
2663 664 |
2664 665 |
2665 666 |
2666 667 |
2667 668 |
2668 669 |
2669 670 |
2670 671 |
2671 672 |
2672 673 |
2673 674 |
2674 675 |
2675 676 |
2676 677 |
2677 678 |
2678 679 |
2679 680 |
2680 681 |
2681 682 |
2682 683 |
2683 684 |
2684 685 |
2685 686 |
2686 687 |
2687 688 |
2688 689 |
2689 690 |
2690 691 |
2691 692 |
2692 693 |
2693 694 |
2694 695 |
2695 696 |
2696 697 |
2697 698 |
2698 699 |
2699 700 |
2700 701 |
2701 702 |
2702 703 |
2703 704 |
2704 705 |
2705 706 |
2706 707 |
2707 708 |
2708 709 |
2709 710 |
2710 711 |
2711 712 |
2712 713 |
2713 714 |
2714 715 |
2715 716 |
2716 717 |
2717 718 |
2718 719 |
2719 720 |
2720 721 |
2721 722 |
2722 723 |
2723 724 |
2724 725 |
2725 726 |
2726 727 |
2727 728 |
2728 729 |
2729 730 |
2730 731 |
2731 732 |
2732 733 |
2733 734 |
2734 735 |
2735 736 |
2736 737 |
2737 738 |
2738 739 |
2739 740 |
2740 741 |
2741 742 |
2742 743 |
2743 744 |
2744 745 |
2745 746 |
2746 747 |
2747 748 |
2748 749 |
2749 750 |
2750 751 |
2751 752 |
2752 753 |
2753 754 |
2754 755 |
2755 756 |
2756 757 |
2757 758 |
2758 759 |
2759 760 |
2760 761 |
2761 762 |
2762 763 |
2763 764 |
2764 765 |
2765 766 |
2766 767 |
2767 768 |
2768 769 |
2769 770 |
2770 771 |
2771 772 |
2772 773 |
2773 774 |
2774 775 |
2775 776 |
2776 777 |
2777 778 |
2778 779 |
2779 780 |
2780 781 |
2781 782 |
2782 783 |
2783 784 |
2784 785 |
2785 786 |
2786 787 |
2787 788 |
2788 789 |
2789 790 |
2790 791 |
2791 792 |
2792 793 |
2793 794 |
2794 795 |
2795 796 |
2796 797 |
2797 798 |
2798 799 |
2799 800 |
2800 801 |
2801 802 |
2802 803 |
2803 804 |
2804 805 |
2805 806 |
2806 807 |
2807 808 |
2808 809 |
2809 810 |
2810 811 |
2811 812 |
2812 813 |
2813 814 |
2814 815 |
2815 816 |
2816 817 |
2817 818 |
2818 819 |
2819 820 |
2820 821 |
2821 822 |
2822 823 |
2823 824 |
2824 825 |
2825 826 |
2826 827 |
2827 828 |
2828 829 |
2829 830 |
2830 831 |
2831 832 |
2832 833 |
2833 834 |
2834 835 |
2835 836 |
2836 837 |
2837 838 |
2838 839 |
2839 840 |
2840 841 |
2841 842 |
2842 843 |
2843 844 |
2844 845 |
2845 846 |
2846 847 |
2847 848 |
2848 849 |
2849 850 |
2850 851 |
2851 852 |
2852 853 |
2853 854 |
2854 855 |
2855 856 |
2856 857 |
2857 858 |
2858 859 |
2859 860 |
2860 861 |
2861 862 |
2862 863 |
2863 864 |
2864 865 |
2865 866 |
2866 867 |
2867 868 |
2868 869 |
2869 870 |
2870 871 |
2871 872 |
2872 873 |
2873 874 |
2874 875 |
2875 876 |
2876 877 |
2877 878 |
2878 879 |
2879 880 |
2880 881 |
2881 882 |
2882 883 |
2883 884 |
2884 885 |
2885 886 |
2886 887 |
2887 888 |
2888 889 |
2889 890 |
2890 891 |
2891 892 |
2892 893 |
2893 894 |
2894 895 |
2895 896 |
2896 897 |
2897 898 |
2898 899 |
2899 900 |
2900 901 |
2901 902 |
2902 903 |
2903 904 |
2904 905 |
2905 906 |
2906 907 |
2907 908 |
2908 909 |
2909 910 |
2910 911 |
2911 912 |
2912 913 |
2913 914 |
2914 915 |
2915 916 |
2916 917 |
2917 918 |
2918 919 |
2919 920 |
2920 921 |
2921 922 |
2922 923 |
2923 924 |
2924 925 |
2925 926 |
2926 927 |
2927 928 |
2928 929 |
2929 930 |
2930 931 |
2931 932 |
2932 933 |
2933 934 |
2934 935 |
2935 936 |
2936 937 |
2937 938 |
2938 939 |
2939 940 |
2940 941 |
2941 942 |
2942 943 |
2943 944 |
2944 945 |
2945 946 |
2946 947 |
2947 948 |
2948 949 |
2949 950 |
2950 951 |
2951 952 |
2952 953 |
2953 954 |
2954 955 |
2955 956 |
2956 957 |
2957 958 |
2958 959 |
2959 960 |
2960 961 |
2961 962 |
2962 963 |
2963 964 |
2964 965 |
2965 966 |
2966 967 |
2967 968 |
2968 969 |
2969 970 |
2970 971 |
2971 972 |
2972 973 |
2973 974 |
2974 975 |
2975 976 |
2976 977 |
2977 978 |
2978 979 |
2979 980 |
2980 981 |
2981 982 |
2982 983 |
2983 984 |
2984 985 |
2985 986 |
2986 987 |
2987 988 |
2988 989 |
2989 990 |
2990 991 |
2991 992 |
2992 993 |
2993 994 |
2994 995 |
2995 996 |
2996 997 |
2997 998 |
2998 999 |
2999 1000 |
3000 1001 |
3001 1002 |
3002 1003 |
3003 1004 |
3004 1005 |
3005 1006 |
3006 1007 |
3007 1008 |
3008 1009 |
3009 1010 |
3010 1011 |
3011 1012 |
3012 1013 |
3013 1014 |
3014 1015 |
3015 1016 |
3016 1017 |
3017 1018 |
3018 1019 |
3019 1020 |
3020 1021 |
3021 1022 |
3022 1023 |
3023 1024 |
3024 1025 |
3025 1026 |
3026 1027 |
3027 1028 |
3028 1029 |
3029 1030 |
3030 1031 |
3031 1032 |
3032 1033 |
3033 1034 |
3034 1035 |
3035 1036 |
3036 1037 |
3037 1038 |
3038 1039 |
3039 1040 |
3040 1041 |
3041 1042 |
3042 1043 |
3043 1044 |
3044 1045 |
3045 1046 |
3046 1047 |
3047 1048 |
3048 1049 |
3049 1050 |
3050 1051 |
3051 1052 |
3052 1053 |
3053 1054 |
3054 1055 |
3055 1056 |
3056 1057 |
3057 1058 |
3058 1059 |
3059 1060 |
3060 1061 |
3061 1062 |
3062 1063 |
3063 1064 |
3064 1065 |
3065 1066 |
3066 1067 |
3067 1068 |
3068 1069 |
3069 1070 |
3070 1071 |
3071 1072 |
3072 1073 |
3073 1074 |
3074 1075 |
3075 1076 |
3076 1077 |
3077 1078 |
3078 1079 |
3079 1080 |
3080 1081 |
3081 1082 |
3082 1083 |
3083 1084 |
3084 1085 |
3085 1086 |
3086 1087 |
3087 1088 |
3088 1089 |
3089 1090 |
3090 1091 |
3091 1092 |
3092 1093 |
3093 1094 |
3094 1095 |
3095 1096 |
3096 1097 |
3097 1098 |
3098 1099 |
3099 1100 |
3100 1101 |
3101 1102 |
3102 1103 |
3103 1104 |
3104 1105 |
3105 1106 |
3106 1107 |
3107 1108 |
3108 1109 |
3109 1110 |
3110 1111 |
3111 1112 |
3112 1113 |
3113 1114 |
3114 1115 |
3115 1116 |
3116 1117 |
3117 1118 |
3118 1119 |
3119 1120 |
3120 1121 |
3121 1122 |
3122 1123 |
3123 1124 |
3124 1125 |
3125 1126 |
3126 1127 |
3127 1128 |
3128 1129 |
3129 1130 |
3130 1131 |
3131 1132 |
3132 1133 |
3133 1134 |
3134 1135 |
3135 1136 |
3136 1137 |
3137 1138 |
3138 1139 |
3139 1140 |
3140 1141 |
3141 1142 |
3142 1143 |
3143 1144 |
3144 1145 |
3145 1146 |
3146 1147 |
3147 1148 |
3148 1149 |
3149 1150 |
3150 1151 |
3151 1152 |
3152 1153 |
3153 1154 |
3154 1155 |
3155 1156 |
3156 1157 |
3157 1158 |
3158 1159 |
3159 1160 |
3160 1161 |
3161 1162 |
3162 1163 |
3163 1164 |
3164 1165 |
3165 1166 |
3166 1167 |
3167 1168 |
3168 1169 |
3169 1170 |
3170 1171 |
3171 1172 |
3172 1173 |
3173 1174 |
3174 1175 |
3175 1176 |
3176 1177 |
3177 1178 |
3178 1179 |
3179 1180 |
3180 1181 |
3181 1182 |
3182 1183 |
3183 1184 |
3184 1185 |
3185 1186 |
3186 1187 |
3187 1188 |
3188 1189 |
3189 1190 |
3190 1191 |
3191 1192 |
3192 1193 |
3193 1194 |
3194 1195 |
3195 1196 |
3196 1197 |
3197 1198 |
3198 1199 |
3199 1200 |
3200 1201 |
3201 1202 |
3202 1203 |
```

xsqnd. list

2058
2059
2060

56 005250 004767 177716
57 005254 012604

Wed Aug 25 16:22:50 1982

jsr pc, haltio
mov (sp)+, r4

; abort all t/O

62


```

2107 EXECUTIVE POOL POINTER ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 37
2108 |
2109 | SETUP EXECUTIVE POOL BLOCKS
2110 |
2111 |
2112 |
2113 |
2114 |
2115 |
2116 |
2117 |
2118 |
2119 |
2120 |
2121 |
2122 |
2123 |
2124 |
2125 |
2126 |
2127 |
2128 |
2129 |
2130 |
2131 |
2132 |
2133 |
2134 |
2135 |
2136 |
2137 |
2138 |
2139 |
2140 |
2141 |
2142 |
2143 |
2144 |
2145 |
2146 |

      .sbtll |      setup - setup executive pool blocks
      |
      |      Entry:      R4 ->SCB
      |
      |      Exit:
      |
      |      Pool blocks setup
      |
      |      setup:
      |      | Buy pool space from the executive
      |      | want 2 command blocks @ 4 bytes each
      |      | plus 2 $FORKL context blocks @ 10. bytes each
      |      | allocate space from RSX pool
      |      |
      |      | CALL $ALOCB
      |      | JSR PC,$ALOCB
      |      | bcs 100$ ; Couldn't
      |
      |      | stuff pool block addresses at negative offsets from channel block table
      |      |
      |      | mov fun0tbl,r1 ; stuff addresses at negative offsets
      |      | mov r0,-(r1) ; R0 ->transmit command block in pool
      |      | add #4,r0 ; (step past the block itself)
      |      | mov r0,-(r1) ; R0 ->receive command block in pool
      |      | add #4,r0 ; (step past the block itself)
      |      | add #6,r0 ; ($FORKL wants address of third word + 2)
      |      | mov r0,-(r1) ; R0 ->transmit $FORKL context block
      |      | add #12,r0 ; (point past next block)
      |      | mov r0,-(r1) ; R0 ->receive $FORKL context block
      |
      |      | load driver context information into alternate $FORKL context blocks
      |      |
      |      | mov r4,-(sp) ; (save SCB pointer)
      |      | mov s,frkl0(r4),r0 ; R0 = driver context word from SCB
      |      | jsr pc,frklinp ; R4 ->$FORKL input context block
      |      | mov r0,2(r4)
      |      | jsr pc,frkout ; R4 ->$FORKL output context block
      |      | mov r0,2(r4)
      |      | mov (spi),r4 ; (restore SCB pointer)
      |
      |      100$; rts pc

```


exped. list

2204 56 005522 032700 000010
2205 57 005526 001007
2206

Wed Aug 25 16:22:50 1982

b1c pp.debug,r0
bne 10\$

EXECUTIVE POOL ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 38-1

SETINT - SETUP INTERRUPT REGISTERS

```

2206 58 005530 005002      clr      r2
2207 59 005532 156102      blab     1(r1),r2
2208 60 005536 006202      asr      r2
2209 61 005540 004767      jsr      pc,setup ; R2 ->Channel Block
2210 62 005544 000404      bc       20$
2211 63
2212 64 005546 042700 000010      blic   0'OnsDebug,r0 ; clear debug flag for later compares
2213 65 005552 012702 001154      mov     0'debugcb,r2
2214 66 005556 000207      rts      pc
2215 67
2216 68
2217 69
2218 70
2219 71
2220 72
2221 73
2222 74
2223 75
2224 76
2225 77
2226 78 005560 016701 172242      mov     un0tbl-4,r1
2227 79 005560 016701 172242      rts      pc
2228 80 005564 000207
2229 81
2230 82
2231 83
2232 84
2233 85
2234 86
2235 87
2236 88
2237 89
2238 90
2239 91
2240 92 005566 016701 172236      mov     un0tbl-2,r1
2241 93 005572 000207      rts      pc
2242 94
2243 95
2244 96
2245 97
2246 98
2247 99
2248 100
2249 101
2250 102
2251 103
2252 104
2253 105
2254 106
2255 107
2256 108
2257 109
2258 110
2259 111
2260 112
2261 113
2262 114
2263 115
2264 116
2265 117
2266 118
2267 119
2268 120
2269 121
2270 122
2271 123
2272 124
2273 125
2274 126
2275 127
2276 128
2277 129
2278 130
2279 131
2280 132
2281 133
2282 134
2283 135
2284 136
2285 137
2286 138
2287 139
2288 140
2289 141
2290 142
2291 143
2292 144
2293 145
2294 146
2295 147
2296 148
2297 149
2298 150
2299 151
2300 152
2301 153
2302 154
2303 155
2304 156
2305 157
2306 158
2307 159
2308 160
2309 161
2310 162
2311 163
2312 164
2313 165
2314 166
2315 167
2316 168
2317 169
2318 170
2319 171
2320 172
2321 173
2322 174
2323 175
2324 176
2325 177
2326 178
2327 179
2328 180
2329 181
2330 182
2331 183
2332 184
2333 185
2334 186
2335 187
2336 188
2337 189
2338 190
2339 191
2340 192
2341 193
2342 194
2343 195
2344 196
2345 197
2346 198
2347 199
2348 200
2349 201
2350 202
2351 203
2352 204
2353 205
2354 206
2355 207
2356 208
2357 209
2358 210
2359 211
2360 212
2361 213
2362 214
2363 215
2364 216
2365 217
2366 218
2367 219
2368 220
2369 221
2370 222
2371 223
2372 224
2373 225
2374 226
2375 227
2376 228
2377 229
2378 230
2379 231
2380 232
2381 233
2382 234
2383 235
2384 236
2385 237
2386 238
2387 239
2388 240
2389 241
2390 242
2391 243
2392 244
2393 245
2394 246
2395 247
2396 248
2397 249
2398 250
2399 251
2400 252
2401 253
2402 254
2403 255
2404 256
2405 257
2406 258
2407 259
2408 260
2409 261
2410 262
2411 263
2412 264
2413 265
2414 266
2415 267
2416 268
2417 269
2418 270
2419 271
2420 272
2421 273
2422 274
2423 275
2424 276
2425 277
2426 278
2427 279
2428 280
2429 281
2430 282
2431 283
2432 284
2433 285
2434 286
2435 287
2436 288
2437 289
2438 290
2439 291
2440 292
2441 293
2442 294
2443 295
2444 296
2445 297
2446 298
2447 299
2448 300
2449 301
2450 302
2451 303
2452 304
2453 305
2454 306
2455 307
2456 308
2457 309
2458 310
2459 311
2460 312
2461 313
2462 314
2463 315
2464 316
2465 317
2466 318
2467 319
2468 320
2469 321
2470 322
2471 323
2472 324
2473 325
2474 326
2475 327
2476 328
2477 329
2478 330
2479 331
2480 332
2481 333
2482 334
2483 335
2484 336
2485 337
2486 338
2487 339
2488 340
2489 341
2490 342
2491 343
2492 344
2493 345
2494 346
2495 347
2496 348
2497 349
2498 350
2499 351
2500 352
2501 353
2502 354
2503 355
2504 356
2505 357
2506 358
2507 359
2508 360
2509 361
2510 362
2511 363
2512 364
2513 365
2514 366
2515 367
2516 368
2517 369
2518 370
2519 371
2520 372
2521 373
2522 374
2523 375
2524 376
2525 377
2526 378
2527 379
2528 380
2529 381
2530 382
2531 383
2532 384
2533 385
2534 386
2535 387
2536 388
2537 389
2538 390
2539 391
2540 392
2541 393
2542 394
2543 395
2544 396
2545 397
2546 398
2547 399
2548 400
2549 401
2550 402
2551 403
2552 404
2553 405
2554 406
2555 407
2556 408
2557 409
2558 410
2559 411
2560 412
2561 413
2562 414
2563 415
2564 416
2565 417
2566 418
2567 419
2568 420
2569 421
2570 422
2571 423
2572 424
2573 425
2574 426
2575 427
2576 428
2577 429
2578 430
2579 431
2580 432
2581 433
2582 434
2583 435
2584 436
2585 437
2586 438
2587 439
2588 440
2589 441
2590 442
2591 443
2592 444
2593 445
2594 446
2595 447
2596 448
2597 449
2598 450
2599 451
2600 452
2601 453
2602 454
2603 455
2604 456
2605 457
2606 458
2607 459
2608 460
2609 461
2610 462
2611 463
2612 464
2613 465
2614 466
2615 467
2616 468
2617 469
2618 470
2619 471
2620 472
2621 473
2622 474
2623 475
2624 476
2625 477
2626 478
2627 479
2628 480
2629 481
2630 482
2631 483
2632 484
2633 485
2634 486
2635 487
2636 488
2637 489
2638 490
2639 491
2640 492
2641 493
2642 494
2643 495
2644 496
2645 497
2646 498
2647 499
2648 500
2649 501
2650 502
2651 503
2652 504
2653 505
2654 506
2655 507
2656 508
2657 509
2658 510
2659 511
2660 512
2661 513
2662 514
2663 515
2664 516
2665 517
2666 518
2667 519
2668 520
2669 521
2670 522
2671 523
2672 524
2673 525
2674 526
2675 527
2676 528
2677 529
2678 530
2679 531
2680 532
2681 533
2682 534
2683 535
2684 536
2685 537
2686 538
2687 539
2688 540
2689 541
2690 542
2691 543
2692 544
2693 545
2694 546
2695 547
2696 548
2697 549
2698 550
2699 551
2700 552
2701 553
2702 554
2703 555
2704 556
2705 557
2706 558
2707 559
2708 560
2709 561
2710 562
2711 563
2712 564
2713 565
2714 566
2715 567
2716 568
2717 569
2718 570
2719 571
2720 572
2721 573
2722 574
2723 575
2724 576
2725 577
2726 578
2727 579
2728 580
2729 581
2730 582
2731 583
2732 584
2733 585
2734 586
2735 587
2736 588
2737 589
2738 590
2739 591
2740 592
2741 593
2742 594
2743 595
2744 596
2745 597
2746 598
2747 599
2748 600
2749 601
2750 602
2751 603
2752 604
2753 605
2754 606
2755 607
2756 608
2757 609
2758 610
2759 611
2760 612
2761 613
2762 614
2763 615
2764 616
2765 617
2766 618
2767 619
2768 620
2769 621
2770 622
2771 623
2772 624
2773 625
2774 626
2775 627
2776 628
2777 629
2778 630
2779 631
2780 632
2781 633
2782 634
2783 635
2784 636
2785 637
2786 638
2787 639
2788 640
2789 641
2790 642
2791 643
2792 644
2793 645
2794 646
2795 647
2796 648
2797 649
2798 650
2799 651
2800 652
2801 653
2802 654
2803 655
2804 656
2805 657
2806 658
2807 659
2808 660
2809 661
2810 662
2811 663
2812 664
2813 665
2814 666
2815 667
2816 668
2817 669
2818 670
2819 671
2820 672
2821 673
2822 674
2823 675
2824 676
2825 677
2826 678
2827 679
2828 680
2829 681
2830 682
2831 683
2832 684
2833 685
2834 686
2835 687
2836 688
2837 689
2838 690
2839 691
2840 692
2841 693
2842 694
2843 695
2844 696
2845 697
2846 698
2847 699
2848 700
2849 701
2850 702
2851 703
2852 704
2853 705
2854 706
2855 707
2856 708
2857 709
2858 710
2859 711
2860 712
2861 713
2862 714
2863 715
2864 716
2865 717
2866 718
2867 719
2868 720
2869 721
2870 722
2871 723
2872 724
2873 725
2874 726
2875 727
2876 728
2877 729
2878 730
2879 731
2880 732
2881 733
2882 734
2883 735
2884 736
2885 737
2886 738
2887 739
2888 740
2889 741
2890 742
2891 743
2892 744
2893 745
2894 746
2895 747
2896 748
2897 749
2898 750
2899 751
2900 752
2901 753
2902 754
2903 755
2904 756
2905 757
2906 758
2907 759
2908 760
2909 761
2910 762
2911 763
2912 764
2913 765
2914 766
2915 767
2916 768
2917 769
2918 770
2919 771
2920 772
2921 773
2922 774
2923 775
2924 776
2925 777
2926 778
2927 779
2928 780
2929 781
2930 782
2931 783
2932 784
2933 785
2934 786
2935 787
2936 788
2937 789
2938 790
2939 791
2940 792
2941 793
2942 794
2943 795
2944 796
2945 797
2946 798
2947 799
2948 800
2949 801
2950 802
2951 803
2952 804
2953 805
2954 806
2955 807
2956 808
2957 809
2958 810
2959 811
2960 812
2961 813
2962 814
2963 815
2964 816
2965 817
2966 818
2967 819
2968 820
2969 821
2970 822
2971 823
2972 824
2973 825
2974 826
2975 827
2976 828
2977 829
2978 830
2979 831
2980 832
2981 833
2982 834
2983 835
2984 836
2985 837
2986 838
2987 839
2988 840
2989 841
2990 842
2991 843
2992 844
2993 845
2994 846
2995 847
2996 848
2997 849
2998 850
2999 851
3000 852
3001 853
3002 854
3003 855
3004 856
3005 857
3006 858
3007 859
3008 860
3009 861
3010 862
3011 863
3012 864
3013 865
3014 866
3015 867
3016 868
3017 869
3018 870
3019 871
3020 872
3021 873
3022 874
3023 875
3024 876
3025 877
3026 878
3027 879
3028 880
3029 881
3030 882
3031 883
3032 884
3033 885
3034 886
3035 887
3036 888
3037 889
3038 890
3039 891
3040 892
3041 893
3042 894
3043 895
3044 896
3045 897
3046 898
3047 899
3048 900
3049 901
3050 902
3051 903
3052 904
3053 905
3054 906
3055 907
3056 908
3057 909
3058 910
3059 911
3060 912
3061 913
3062 914
3063 915
3064 916
3065 917
3066 918
3067 919
3068 920
3069 921
3070 922
3071 923
3072 924
3073 925
3074 926
3075 927
3076 928
3077 929
3078 930
3079 931
3080 932
3081 933
3082 934
3083 935
3084 936
3085 937
3086 938
3087 939
3088 940
3089 941
3090 942
3091 943
3092 944
3093 945
3094 946
3095 947
3096 948
3097 949
3098 950
3099 951
3100 952
3101 953
3102 954
3103 955
3104 956
3105 957
3106 958
3107 959
3108 960
3109 961
3110 962
3111 963
3112 964
3113 965
3114 966
3115 967
3116 968
3117 969
3118 970
3119 971
3120 972
3121 973
3122 974
3123 975
3124 976
3125 977
3126 978
3127 979
3128 980
3129 981
3130 982
3131 983
3132 984
3133 985
3134 986
3135 987
3136 988
3137 989
3138 990
3139 991
3140 992
3141 993
3142 994
3143 995
3144 996
3145 997
3146 998
3147 999
3148 1000
3149 1001
3150 1002
3151 1003
3152 1004
3153 1005
3154 1006
3155 1007
3156 1008
3157 1009
3158 1010
3159 1011
3160 1012
3161 1013
3162 1014
3163 1015
3164 1016
3165 1017
3166 1018
3167 1019
3168 1020
3169 1021
3170 1022
3171 1023
3172 1024
3173 1025
3174 1026
3175 1027
3176 1028
3177 1029
3178 1030
3179 1031
3180 1032
3181 1033
3182 1034
3183 1035
3184 1036
3185 1037
3186 1038
3187 1039
3188 1040
3189 1041
3190 1042
3191 1043
3192 1044
3193 1045
3194 1046
3195 1047
3196 1048
3197 1049
3198 1050
3199 1051
3200 1052
3201 1053
3202 1054
3203 1055
3204 1056
3205 1057
3206 1058
3207 1059
3208 1060
3209 1061
3210 1062
3211 1063
3212 1064
3213 1065
3214 1066
3215 1067
3216 1068
3217 1069
3218 1070
3219 1071
3220 1072
3221 1073
3222 1074
3223 1075
3224 1076
3225 1077
3226 1078
3227 1079
3228 1080
3229 1081
3230 1082
3231 1083
3232 1084
3233 1085
3234 1086
3235 1087
3236 1088
3237 1089
3238 1090
3239 1091
3240 1092
3241 1093
3242 1094
3243 1095
3244 1096
3245 1097
3246 1098
3247 1099
3248 1100
3249 1101
3250 1102
3251 1103
3252 1104
3253 1105
3254 1106
3255 1107
3256 1108
3257 1109
3258 1110
3259 1111
3260 1112
3261 1113
3262 1114
3263 1115
3264 1116
3265 1117
3266 1118
3267 1119
3268 1120
3269 1121
3270 1122
3271 1123
3272 1124
3273 1125
3274 1126
3275 1127
3276 1128
3277 1129
3278 1130
3279 1131
3280 1132
3281 1133
3282 1134
3283 1135
3284 1136
3285 1137
3286 1138
3287 1139
3288 1140
3289 1141
3290 1142
3291 1143
3292 1144
3293 1145
3294 1146
3295 1147
3296 1148
3297 1149
3298 1150
3299 1151
3300 1152
3301 1153
3302 1154
3303 1155
3304 1156
3305 1157
3306 1158
3307 1159
3308 1160
3309 1161
3310 1162
3311 1163
3312 1164
3313 1165
3314 1166
3315 1167
3316 1168
3317 1169
3318 1170
3319 1171
3320 1172
3321 1173
3322 1174
3323 1175
3324 1176
3325 1177
3326 1178
3327 1179
3328 1180
3329 1181
3330 1182
3331 1183
3332 1184
3333 1185
3334 1186
3335 1187
3336 1188
3337 1189
3338 1190
3339 1191
3340 1192
3341 1193
3342 1194
3343 1195
3344 1196
3345 1197
3346 1198
3347 1199
3348 1200
3349 1201
3350 1202
3351 1203
3352 1204
3353 1205
3354 1206
3355 1207
3356 1208
3357 1209
3358 1210
3359 1211
3360 1212
3361 1213
3362 1214
3363 1215
3364 1216
3365 1217
3366 1218
3367 1219
3368 1220
3369 1221
3370 1222
3371 1223
3372 1224
3373 1225
3374 1226
3375 1227
3376 1228
3377 1229
3378 1230
3379 1231
3380 1232
3381 1233
3382 1234
3383 1235
3384 1236
3385 1237
3386 1238
3387 1239
3388 1240
3389 1241
3390 1242
3391 1243
3392 1244
3393 1245
3394 1246
3395 1247
3396 1248
3397 1249
3398 1250
3399 1251
3400 1252
3401 1253
3402 1254
3403 1255
3404 1256
3405 1257
3406 1258
3407 1259
3408 1260
3409 1261
3410 1262
3411 1263
3412 1264
3413 1265
3414 1266
3415 1267
3416 1268
3417 1269
3418 1270
3419 1271
3420 1272
3421 1273
3422 1274
3423 1275
3424 1276
3425 1277
3426 1278
3427 1279
3428 1280
3429 1281
3430 1282
3431 1283
3432 1284
3433 1285
3434 1286
3435 1287
3436 1288
3437 1289
3438 1290
3439 1291
3440 1292
3441 1293
3442 1294
3443 1295
3444 1296
3445 1297
3446 1298
3447 1299
3448 1300
3449 1301
3450 1302
3451 1303
3452 1304
3453 1305
3454 1306
3455 1307
3456 1308
3457 1309
3458 1310
3459 1311
3460 1312
3461 1313
3462 1314
3463 1315
3464 1316
3465 1317
3466 1318
3467 1319
3468 1320
3469 1321
3470 1322
3471 1323
3472 1324
3473 1325
3474 1326
3475 1327
3476 1328
3477 1329
3478 1330
3479 1331
3480 
```

Wed Aug 25 16:22:50 1982

xcpmd.lst

2264	113 005574				
2265	114 005574	012702	001154		
2266					

setdbr:

mov

ldbrgcb,r2

Wed Aug 25 16:22:50 1982

acqmd.lst

```

2266 EXECUTIVE POOL POINTER ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 38-2
2267 | SETBRC - RETURN ADDRESS OF DEBUG CHANNEL BLOCK
2268
2269 115 005600 005162 000000          tst      c..tcbr(r2)
2270 116 005604 001410                beq      50$
2271 117 005606 026162 000004          cmp      l..tcbr(r1),c..tcbr(r2)
2272 118 005614 001407                beq      100$
2273 U 119 005616 012700 000000          mov      91E.DAA40377,R0
2274 120 005622 000261                sec
2275 121 005624 000403                bc      100$
2276 122 005626 016162 000004          mov      l..tcbr(r1),c..tcbr(r2)
2277 123 100$                          br      100$ ; (fall into 100$)
2278 124 005634 000207                pc
2279 125
2280 126
2281 127
2282 128
2283 129
2284 130
2285 131
2286 132
2287 133
2288 134
2289 135
2290 136
2291 137
2292 138
2293 139
2294 140
2295 141
2296 142
2297 143 005636 005002                setqrc:  clr      r2
2298 144 005636 005002                bisb     l..chr-2(r1),r2
2299 145 005640 156102 000030          jsr      pc,setctcp
2300 146 005644 004767 177600          rts      pc
2301 147 005650 000207
2302 148
2303 149
2304 150
2305 151
2306 152
2307 153
2308 154
2309 155
2310 156
2311 157
2312 158
2313 159
2314 160
2315 161
2316 162
2317 163
2318 164
2319 165
2320 166 007652 004012                setqrc:  clr      r2
2321 167 007652 004012                bisb     l..chr-2(r1),r2
2322 168 007654 154012 000030          jsr      pc,setctcp
2323 169 007654 004012 177600          rts      pc

```

setqrc - return address of channel block for non-transfer requests

Entry: R1 -> I/O Packet

Exit: R2 -> Channel Block

Error: CARRY SET

Note: R0 = RSX-11M Error Code

Preserves R1

setqrc: r2

l..chr-2(r1),r2

pc,setctcp

pc

setqrc - return address of channel block for transfer requests

Entry: R1 -> I/O Packet

Exit: R2 -> Channel Block

Error: CARRY SET

Note: R0 = RSX-11M Error Code

Preserves R1

setqrc: r2

l..chr-2(r1),r2

pc,setctcp

pc

Wed Aug 25 16:22:50 1982

xymcd.lst

2124	170	005664	103407	bcg	1005
2125	171	005666	026162	cmp	i.tcb(r1),c..tcb(r2)
2126					

2126 EXECUTIVE POOL POINTER ROUTINES MACRO V04.00 25-AUG-82 17:30:56 PAGE 38-3
2127 | SETPC - RETURN ADDRESS OF CHANNEL BLOCK FOR TRANSFER REQUEST

2128 U
2129 172 005674 001403 beq 100\$
2130 173 005676 012700 mov \$1E.0NA60177,r0
2131 174 005702 000261 sec
2132 175 005704 000207 100\$: rts pc
2133 176
2134 177
2135 178
2136 179
2137 180
2138 181
2139 182
2140 183
2141 184
2142 185
2143 186
2144 187 005706
2145 188 005706 016204 172110
2146 189 005712 000207
2147 190
2148 191
2149 192
2150 193
2151 194
2152 195
2153 196
2154 197
2155 198
2156 199
2157 200
2158 201 005714
2159 202 005714 016704 172104
2160 203 005720 000207
2161 204
2162 205
2163 206
2164 207
2165

.sbtbl | frkinp - return pointer to input context block for \$FORKL

|
| Entry: None
|
| Exit: R4 ->\$FORKL input context block
| frkinp: mov un0tbl-10,r4
| rts pc

.sbtbl | frkout - return pointer to output context block for \$FORKL

|
| Entry: None
|
| Exit: R4 ->\$FORKL output context block
| frkout: mov un0tbl-6,r4
| rts pc
|
|.sbtbl |
|.sbtbl |
|.title Non-Pool Data-Bases

```

mpmvt.lst                      Wed Aug 25 16:22:50 1982

2165  NNN-POOL DATA-BASE      MCHRO V014.00  25-AUG-82 17:30:56 PAGE 19
2166  | NNN-POOL DATA-BASE
2167
2168  1                          .sbt1 | Non-Pool Data-Base
2169  2                          |
2170  3                          | message queue
2171  4                          |
2172  5 005722 005726'          p.ter: .word  cq
2173  6 005724 005726'          taker: .word  cq
2174  7 005726                  cq:      .blkw  cqsize/2
2175  8
2176  9                          .sbt1 |
2177  10                         .sbt1 |
2178  11                         .title RSX-11M Pool Data-Base
2179  12                         .sbt1 | RSX-11M Pool Data-Base
2180

```


input.lst

2438 56
2439 57
2440

Wed Aug 25 16:22:50 1982

.WORD 512.
.WORD UN'init'SCB

;DEFAULT BUFFER SIZE
;POINTER TO SCB

74

Wpnd. list

2498 007436 007450*
2499 007140 000000
2500

Wed Aug 25 16:22:50 1982

.WORD UNUSCB
.WORD 0

:POINTER TO SUB
;TCB POINTER

76

```

2500 PSX-11M RXL DATA-BASE MACRO V04.00 25-AUG-82 17:30:56 PAGE 40-2
2501 | STATUS CONTROL BLOCK (S/CB)
2502
2503 .BLKW 3 ;U.BUF, U.CNT
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537

007442
0000014
0000000 007450
007450 000 010
007454 000 000
007456 000 000
007460 000 000
007462 176210
007464
007466
007476
007500
0000001

; build S/CB
;
; unsubs: S/CB 0
; UNO:XB:
;
; IF EQ 0
; uncbn = . - unucba; /* measure first UCB for size */
; ENDC
;
; .if df UMR
; .if eq 0 U.unco = . - unucba; /* define UMR allocation block offset */
; link
; first UMR
; # of UMR's * 4
; word 0
; word 0
; word 0
; word 0
; word 0
; .endc ; df UMR
;
; IF EQ 0
; uncbn = . - unucba; /* measure first UCB for size */
; ENDC
;
; build S/CB
;
; unsubs: S/CB 0
; UNO:XB:
;
; .word 0, -2
; .BYTE unopr1, un0vec/4; PRIORITY, DEVICE INTERRUPT VECTOR
; .BYTE 0, 0 ; CURRENT TIMEOUT, INITIAL TIMEOUT
; .BYTE 0*2, 0 ; CONTROLLER INDEX, CONTROLLER STATUS
; .WORD un0cst ; DEVICE CSR ADDRESS
; .BLKW 1 ; I/O PACKET ADDRESS
; .BLKW 4 ; FUNK BLOCK STORAGE
; .IFDF LSSDRV 6 MSSMKZ ; DRIVER RELOCATION BIAS
; .BLKW 1
; ENDC
;
; SMCBID:
; .end

```